Monday December DESY1 GDCC news Franck GASTALDI.

Slides:

Advertisements

Similar presentations

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

Advertisements

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.

1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Clock module (and other hardware) - questions rather than answers - post Palaiseau / pre DESY nach dem meeting ist vor dem meeting Uli Schäfer 1.

Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)

GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.

Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

TE-MPE-EP, VF, 11-Oct-2012 Update on the DQLPU type A design and general progress. TE-MPE Technical Meeting.

Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.

Monday, June TIPP Amsterdam1 A scalable gigabit data acquisition system for calorimeters for linear collider GASTALDI Franck Grant ANR

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.

David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.

CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Wing LDA CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.

11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.

Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.

Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.

AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January

Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.

Status report Pillar-1: Technology. The “Helmholtz-Cube” Vertically Integrated Detector Technology Replace standard sensor with: 3D and edgeless sensors,

Status of DCC CALICE WEEK University of Manchester September 9, 2008 Franck LLR Polytechnique.

Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.

News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.

AMC13 Project Status E. Hazen - Boston University

DAQ and TTC Integration For MicroTCA in CMS

EUDET Elec/DAQ meeting

CALICE DAQ Developments

Pulsar 2b AMchip05-based Pattern Recognition Mezzanine

Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,

Current DCC Design LED Board

AHCAL Beam Interface (BIF)

CCS Hardware Test and Commissioning Plan

Comments on the DAQv2 advancement

Status of the DHCAL DIF Detector InterFace Board

MicroTCA Common Platform For CMS Working Group

Status of the Data Concentrator Card and the rest of the DAQ

ECAL OD Electronic Workshop 7-8/04/2005

TPC Large Prototype Toward 7 Micromegas modules

8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

FEE Electronics progress

First thoughts on DIF functionality

SP Main FPGA & DT transition card design status

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

Presentation transcript:

Monday December DESY1 GDCC news Franck GASTALDI

Monday December DESY2 Outline GDCC status in 2 main items –The Firmware –The Board Conclusion –Planning

Monday December DESY3 GDCC firmware Gemac lithe Homemade (from xilinx reference design) Totally free Some parts from LDA & DCC Main Interface With some modifications and improvements DIFs Links From LDA (With improvements in the future) Ethernet TODIFTODIF CCC interface All firmware is in progress. A lot of parts come from the LDA and DCC with/without improvements Other parts are new (homemade Gemac, Handshake with the DIF to moderate the flux,….) The behavior is equivalent at the LDA firmware (not modification for the software) Remark : Some little parts of functions improved, have been implemented in the LDA for ECAL.

Monday December DESY4 Firmware tests The firmware is tested on Xilinx Spartan 6 evaluation boards. This board communicates with 3 DIFs or DCC and one CCC Currently, the software used is python (it’s the same function than LDA) Link is locked, fast command works, random data sent by the DIFs,…. SP601 emulates a GDCCDIF and DCC connected to the SP601 CCC board

Monday December DESY5 GDCC board We launched 3 prototype boards in manufacturing in October Here is a picture of the PCB before assembling components The PCB is shared in 2 parts : the main GDCC and the mezzanine part (HDMI connection) Main part Mezzanine part Mezzanine 12 layers Size : 233 x 52.8 mm Thickness : 1.81 mm GDCC 12 layers Size : 233 x mm Thickness : 1.81 mm

Monday December DESY6 GDCC after assembling We have received the GDCC last Thursday 6 x DIFs HDMI CCC HDMI Spare connection RJ45 & fiber connector VME connector USB connector First test Power supply : seems to be correct !

Monday December DESY7 Conclusion Tests will start in the next days –They will be done in several steps Check the hardware part : FPGA download, clock and trigger distribution, etc… Firmware tests in LDA mode –Long term tests –Tests of USB, Jtag, VME, DDR2 have less priorities and will be done later (need to write few VHDL bloc) GDCC will not be available before April 2013 –Cross our fingers that there is not a significant problem