Survey of the Algorithms in the Column-Matching BIST Method Survey of the Algorithms in the Column-Matching BIST Method Petr Fišer, Hana Kubátová Department.

Slides:



Advertisements
Similar presentations
V. Vaithianathan, AP/ECE
Advertisements

Logic Circuits Design presented by Amr Al-Awamry
Modular Combinational Logic
1 Using Blind Search and Formal Concepts for Binary Factor Analysis Aleš Keprt
Functions and Functional Blocks
Prof. Sin-Min Lee Department of Computer Science
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Pseudorandom Testability – Study of the Effect of the Generator Type Petr Fišer, Hana Kubátová Czech Technical University in Prague Dept. of Computer Science.
Scalable Test Pattern Generator Design Method for BIST Petr Fišer, Hana Kubátová Czech Technical University in Prague Faculty of Electrical Engineering.
1.2 Row Reduction and Echelon Forms
Linear Equations in Linear Algebra
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Nitin Yogi and Vishwani D. Agrawal Auburn University Auburn, AL 36849
ECE 667 Synthesis and Verification of Digital Systems
Design for Testability Theory and Practice Lecture 11: BIST
Transportation Models Transportation problem is about distribution of goods and services from several supply locations to several demand locations. Transportation.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –

Lecture 3. Boolean Algebra, Logic Gates
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Propositional Calculus Math Foundations of Computer Science.
Overview Part 1 – Design Procedure 3-1 Design Procedure
Lecture 3. Boolean Algebra, Logic Gates Prof. Sin-Min Lee Department of Computer Science 2x.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
1 A Flexible Minimization and Partitioning Method Petr Fišer, Jan Hlavička Czech Technical University in Prague
2-Level Minimization Classic Problem in Switching Theory
CS1Q Computer Systems Lecture 8
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
MBSat Satisfiability Program and Heuristics Brief Overview VLSI Testing B Marc Boulé April 2001 McGill University Electrical and Computer Engineering.
Flexible Two-Level Boolean Minimizer BOOM ‑ II and Its Applications Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical.
Pseudo-Random Pattern Generator Design for Column ‑ Matching BIST Petr Fišer Czech Technical University Dept. of Computer Science and Engineering.
2-Level Minimization Classic Problem in Switching Theory Tabulation Method Transformed to “Set Covering Problem” “Set Covering Problem” is Intractable.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Combinational Design, Part 3: Functional Blocks
Week 10Complexity of Algorithms1 Hard Computational Problems Some computational problems are hard Despite a numerous attempts we do not know any efficient.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
How Much Randomness Makes a Tool Randomized? Petr Fišer, Jan Schmidt Faculty of Information Technology Czech Technical University in Prague
Boolean Minimizer FC-Min: Coverage Finding Process Petr Fišer, Hana Kubátová Czech Technical University Department of Computer Science and Engineering.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Two-Level Boolean Minimizer BOOM-II Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University Karlovo nam. 13,
Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.
ICS 252 Introduction to Computer Design Lecture 12 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
The parity bits of linear block codes are linear combination of the message. Therefore, we can represent the encoder by a linear system described by matrices.
Error Detection and Correction – Hamming Code
Output Grouping Method Based on a Similarity of Boolean Functions Petr Fišer, Pavel Kubalík, Hana Kubátová Czech Technical University in Prague Department.
Mixed-Mode BIST Based on Column Matching Petr Fišer.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
CS1Q Computer Systems Lecture 8
1 Implicant Expansion Methods Used in The BOOM Minimizer Petr Fišer, Jan Hlavička Czech Technical University, Karlovo nám. 13, Prague 2
Output Grouping-Based Decomposition of Logic Functions Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
Multiple-Vector Column-Matching BIST Design Method Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
1 Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Finite state machine optimization
Finite state machine optimization
Computer Science 210 Computer Organization
Prof. Sin-Min Lee Department of Computer Science
SINGLE-LEVEL PARTITIONING SUPPORT IN BOOM-II
The Binary Number System
VLSI Testing Lecture 14: Built-In Self-Test
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Mixed-Mode BIST Based on Column Matching
ECE 352 Digital System Fundamentals
Fast Boolean Minimizer for Completely Specified Functions
Presentation transcript:

Survey of the Algorithms in the Column-Matching BIST Method Survey of the Algorithms in the Column-Matching BIST Method Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University Karlovo nam. 13, Prague 2  Mixed-Mode BIST for combinational circuits  Main algorithms are described here Mixed-Mode Structure Two separate test phases:  Pseudorandom – cover the easy-to-detect faults by pseudorandom patterns produced by LFSR (unmodified)  Deterministic – generate deterministic patterns computed by ATPG. These are produced by a transformation of the LFSR vectors Mixed-Mode BIST Design Phases 1. Simulate first n LFSR patterns 2. Determine undetected faults 3. Compute a test for them (APTG) 4. Make a decoder producing test from LFSR patterns following those n

Column - Matching The Decoder = purely combinational circuit It is being designed using the Column-Matching Algorithm Input: The C-Matrix = the LFSR code words The T-Matrix = the deterministic test patterns Output: The Decoder logic transforming some of the C-Matrix rows to all T-Matrix rows – makes an assignment of rows Principles of the Method  We try to implement as many Decoder outputs as simple wires - without any combinational logic  If we reorder the T-matrix vectors so that some test columns are equal to the LFSR columns, the outputs of the decoder described by these columns will be implemented as wires (we call it matches)  No output decoder is needed for matched columns  Remaining outputs must be synthesized by some Boolean minimizer (ESPRESSO, BOOM) Direct Matches If i-th C-Matrix column is matched with j-th T-Matrix column, no decoder logic is needed, however, the MUX has to be present in the Switch But - if i-th C-Matrix column is matched with i-th T-Matrix column, no MUX is needed – really just a wire! – we call it a direct match Negative Matches If i-th C-Matrix column is matched with j-th T-Matrix column, but having opposite values, no decoder is needed, switch = MUX+NOT If i-th C-Matrix column is matched with i-th T-Matrix column, but having opposite values, no decoder is needed, switch = XOR  Negative (direct) matches

How to select the columns to be matched? It is of a key importance. But NP-hard  some heuristic needed In fact – when # of C-Matrix columns >> # of T-matrix columns, almost any match is possible, until some threshold  we do it at random How to Do It? What to do after a match is found? The possible assignments of the rows have to be restricted. Two methods: 1.Decomposition into Set Systems Initially, each of the test vectors might be assigned to any of the LFSR vectors. When an i­th T-matrix column is matched with j-th C- matrix column, all the values in these columns have to be equal. Thus, both sets of the test and LFSR vectors have to be divided into halves – the halves with the “1” and “0” values in the matched columns. Vectors belonging to the sets with equal values can be matched with each other, the others not  each match = one division, until one set is empty. Then the matching ends. The final assignment of rows is easy – to each T-matrix row select one at random. 2.Blocking Matrix Set system approach is not suitable for tests with don’t cares – the divided matrices must be repeatedly duplicated here – slow -Blocking matrix B = binary matrix, B[r, s] = 1 when r-th C-Matrix row can be assigned to the s-th T-Matrix row -Initially, all cells contain “1”s -After each match, the B matrix is “pruned” -The final assignment is not easy – NP-hard. t1t1 t2t2 t3t3 t4t4 t5t5 t 1 – c 1 t 2 – c 2 or c 3 t 3 – c 4 t 4 – c 6 t 5 – c 5 c1c c2c c3c c4c c5c c6c If c 1 is assigned to t 1 – OK But if c 1 is assigned to t 4 – no solution

B-Matrix Assignment Algorithms Note: All the T-Matrix rows have to be assigned to some C-Matrix rows  all B-Matrix columns have to be covered by rows Not a standard CP! One row covers only one column! Methods  Random Randomly select one column, then randomly select one row – just for comparison  LCLR (Least Column - Least Row) heuristic Select column with the least number of “1”s (i.e., with a small chance to be covered) and select an appropriate row with a least number of 1s to it (i.e., for other columns the most “useless” one)  Scoring matrix based heuristic Like LCLR, however more sophisticated – computes scoring matrix based on those two frequencies of 1s. Good, but slow. algorithmsuccessfulnessruntime LCLR97.3%0.28 ns scoring matrix97.6%2.94 ns random57.2%0.09 ns Comparison with Other Methods Col.-matchingBit-fixingRow-matching BenchTLGEsTLGEsTLGEs c8801 K10.51 K271 K21 c13552 K153 K112 K0 c19083 K7.54 K124.5 K8 c26705 K1725 K1215 K119 c K K134.5 K4 c75528 K58610 K1868 K297 Col.-matchingBit-fixingRow-matching BenchTLGEsTLGEsTLGEs s4201 K24.51 K28-- s6414 K1510 K1210 K6 s7135 K K4 s8386 K13010 K37-- s K Acknowledgement This research was supported by a grant GA 102/03/0672 and MSM