SOME COMMENTS Ulrich Heintz Brown University 7/23/2015Ulrich Heintz - HF plan 1.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

HPK L1 teststructures HPK L1 half moon teststructure corresponding to main chips 6,7 Results on  Diode C-V  Coupling capacitors  polysilicon arrays.
Quality Assurance of Silicon Strip Detectors and Monitoring of Manufacturing Process Thomas Bergauer Institute f. High Energy Physics HEPHY, Vienna SiLC.
Derek Wright Monday, March 7th, 2005
Silicon Preshower for the CMS: BARC Participation
Belle-II Meeting Nov Nov Thomas Bergauer (HEPHY Vienna) Status of DSSD Sensors.
1 Generic Silicon Detector R&D Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.

Integrated Circuits (ICs)
Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,
Test of Pixel Sensors for the CMS experiment Amitava Roy Purdue University.
Sensor overview Ulrich Heintz Brown University, Providence, RI 6/18/2015U. Heintz - Sensor Overview 1.
Silicon pad detector for an electromagnetic calorimeter at future linear collider experiments: characterisation and test beam results Antonio Bulgheroni.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
2S Module Workshop, 30 Jan 2012 Module positioning and cooling contacts 2S Module Workshop, 30 Jan 2012 Antti Onnela, CERN  The objectives  Module positioning.
Semiconductor detectors
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
RC chip Junji Tojo RIKEN VTX Meeting February 9 th, 2005.
Silicon pad detectors for LCCAL: characterisation and first results Antonio Bulgheroni University of Milan – Italy on behalf of LCCAL: Official INFN R&D.
Tracker Upgrade Week –Sensors Meeting Sensor Production 24. July 2014 Marko Dragicevic.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
EE 4345 Chapter 6 Derek Johnson Michael Hasni Rex Reeves Michael Custer.
1 Plans of Vienna SLHC Proposal Workshop 20. February 2008.
1 SiLC sensors for the LP-TPC Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
Limitations of Digital Computation William Trapanese Richard Wong.
Silicon Microstrip detector Single sided and double sided K.Kameswara rao, Tariq Aziz, Chendvankar, M.R.Patil Tata institute of fundamental research, Mumbai,
4 May 2010 Thomas Bergauer (HEPHY Vienna) Testing of Test Structures in Vienna CMS Sensor-TUPO.
CERN November 2008 Marcello Mannelli CMS SLHC Tracker Thin Sensor R&D with HPK CMS SLHC Tracker Thin Sensor R&D with HPK.
1 Jim Thomas - LBL New Pad Plane Design Proposal & Specifications Jim Thomas, John Hammond, Bob Scheetz, Jon Wirth, etc., etc., and a cast of thousands.
Status of the Low-Resistance (LowR) Strip Sensors Project CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
CMS Phase 2 Tracker R&D R. Lipton 3/27/2014 Module R&D Allocation: Requested ~ $320k, received ~160k – Eliminate VICTR testing (continue with FNAL funds.
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
Silicon detector processing and technology: Part II
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
N. Zorzi Trento, Feb 28 – Mar 1, 2005 Workshop on p-type detectors Characterization of n-on-p devices fabricated at ITC-irst Nicola Zorzi ITC-irst - Trento.
Haga clic para modificar el estilo de texto del patrón Infrared transparent detectors Manuel Lozano G. Pellegrini, E. Cabruja, D. Bassignana, CNM (CSIC)
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Update of CMS Process Quality Control Sensor Meeting, CMS TK Week, , CERN Florence Anna Macchiolo Carlo Civinini Mirko Brianzi Strasbourg Jean-Charles.
1 Nicolo Cartiglia, INFN, Torino - RD50 - Santander, 2015 Timing performance of LGAD-UFSD 1.New results from the last CNM LGAD runs 2.A proposal for LGAD.
18 March 2009 Thomas Bergauer Prototype batch of DSSD from commercial vendors & Proposal for SVD Layout HEPHY Vienna.
Joachim Erfle Summary of measurements after first irradiation of HPK samples 19 th RD50 Workshop November 2011 CERN Joachim.
LHCb Vertex Detector and Beetle Chip
Phase 2 Production Discussion We would like to review the conclusions reached at Caltech on US involvement in the phase 2 outer tracker This will be presented.
Lehman Review April 2000 D. Bortoletto 1 Forward Pixel Sensors Daniela Bortoletto Purdue University US CMS DOE/NSF Review April 12,2000 Progress.
PS Module Ron Lipton, Feb A bit of History During much of the conceptual design phase of the outer tracker we had focused on the “long barrel”
First Measurements of Novati Wafer Ulrich Heintz, Meenakshi Narain, Sinan Sagir, Eric Spencer, Juan Trenado Brown University, Providence 4/30/2015Brown.
EUDET FP7 brainstorm EUDET-JRA2 Jan Timmermans. My personal opinion…. I would be in favour of waiting till next call Because “grand” particle physics.
Latest news on 3D detectors IRST CNM IceMos. CNM 2 wafers fabricated Double side processing with holes not all the way through, (aka Irst) n-type bulk.
25 April 2013 Thomas Bergauer (HEPHY Vienna) Components and ladder quality control and testing procedures Belle II Vienna-Pisa meeting.
Comparison of the AC and DC coupled pixels sensors read out with FE-I4 electronics Gianluigi Casse*, Marko Milovanovic, Paul Dervan, Ilya Tsurin 22/06/20161.
Thoughts about PS module assembly Ulrich Heintz, Meenakshi Narain, Bill Patterson, Eric Spencer, Juan Trenado Brown University, Providence 4/16/2015Heintz,
Testing PXD6 - testing plans
Thinning and Plans for SuperBelle
MOS Field-Effect Transistors (MOSFETs)
Ladder Assembly All tools and jigs produced Glue dispensing works
Hybrid Issues.
Hybrid Pixel R&D and Interconnect Technologies
Status Caltech meeting – discussions of assembly centers, US responsibilities We will try to organize a PS module assembly workshop at Brown April 30 –
SuperB SVT Silicon Sensor Requirements
Hexagons and 8” Sensor R&D Ron Lipton
Silicon Wafer cm (5’’- 8’’) mm
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
500 nm WRITE VOLTAGE 0 V.
Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.
Presentation transcript:

SOME COMMENTS Ulrich Heintz Brown University 7/23/2015Ulrich Heintz - HF plan 1

UV glue 7/23/2015Ulrich Heintz - HF plan 2 Applied a dab of UV glue to fix slide during cure

Sensor size 7/23/2015Ulrich Heintz - HF plan We have enough space to make the sensor a little longer to accommodate alignment marks and to apply UV glue to fix the sensor during curing

Sensor size Make top sensor wider by  1.1 mm to simplify electronics hybrid 2/25/2015Heintz, Narain, Patterson, Spencer - PS Assembly 4

Feedback about Novati wafers The oxide layer that forms the dielectric for the AC coupling capacitors should be less than 200 nm thick. It is 500 nm right now. The ability to reliably make AC coupled strips with a thin oxide without pin holes has to be demonstrated for vendor qualification. This may be difficult to achieve with SiO2 and require Si3N4 (Frank) Can we modify the process to include a thinner dielectric? Can we include some long AC strips to check for pin holes (eg a PS s- sensor)? We need to understand the low breakdown voltage of the strips. The AC strips showed break down at 30 V or so. All strips had a lower breakdown voltage than the diodes, ranging between 100 and 250 V, depending on structure and on wafer. Add a p-stop to surround the entire active area in addition to the p-stops around the individual strips (Martin Printz) 7/23/2015Ulrich Heintz - HF plan 5

Some suggestions Add a small strip sensor with identical design as used for other CMS silicon productions to compare performance. Add one or more MaPSA light sensors. Add the new Vienna test structure designs 7/23/2015Ulrich Heintz - HF plan 6

Details on new test structure set 7T. Bergauer (HEPHY Vienna) 20 May 2015 Diode MOS Gate Controlled Diode (GCD) Sheet meander Sheet meander

Some suggestions We should discuss the CERN market survey with Novati Do they intend to apply? Which of the specifications can we already meet with the SBIR phase 1 run? 7/23/2015Ulrich Heintz - HF plan 8