Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Slides:



Advertisements
Similar presentations
LAV front-end board test
Advertisements

LAV front-end board test Francesco Gonnella, Mauro Raggi Photo Veto Working Group 1 April Francesco Gonnella - Laboratori Nazionali di Frascati.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
LAV trigger primitives Francesco Gonnella Photon-Veto Working Group CERN – 09/12/2014.
The MAD chip: 4 channel preamplifier + discriminator.
Status of the LAV electronics G. Corradi, C. Paglia, D. Tagnani F. Gonnella, M. Raggi INFN LNF F. Gonnella, M. Raggi INFN LNF Photon Veto WG CERN 13/12/2011.
LAV contribution to the NA62 trigger Mauro Raggi, LNF ONLINE WG CERN 9/2/2011.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 DDAQ Hardware Architecture o General Architecture o Tracker Baseline o TOF Baseline & Options o EmCal Baseline.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Cabling and connectors for future LAV stations Mauro Raggi LAV working group CERN 26/10/2009.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,
1 New TOT design for the LAV F.E. electronics M. Raggi, P. Valente G. Corradi, D. Tagnani LNF electronic service TDAQ Working Group 29/05/2009.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
1 April 2009 NA62 DAQ meeting1 LKr calorimeter readout project H.Boterenbrood, A.Ceccucci, B.Hallgren, M.Piccini, H. Wendler.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
Test beam preliminary results D. Di Filippo, P. Massarotti, T. Spadaro.
Possible solutions for the future CHOD Mauro Raggi LNF MUV and CHOD CERN 13/07/
CLAS12 Trigger System part1: Level1 EC Revision 1, Feb 7, 2007.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
LAV status report for the NA62 LAV working group Preliminary test beam results Future activities Progress on simulation A. Antonelli INFN-LNF SPSC meeting.
LAV thresholds requirements Paolo Valente. LAV answers for Valeri’s questions (old) 1.List of hardware to control (HV, LV, crates, temperatures, pressure,
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
Electronics for Range System Prototype Tests A. Piskun ITEP, Moscow, 28 April, 2010.
10/09/10FV 1 News and observations from Brussels' meeting.
LAV L0 trigger primitives Mauro Raggi, Francesco Gonnella TDAQ Working Group.
Many LAV stations in digital trigger Francesco Gonnella Photon-Veto Working Group CERN – 03/02/2015.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Status of LAV electronics commissioning Mauro Raggi, Francesco Gonnella Laboratori Nazionali di Frascati 1 Mauro Raggi - Laboratori Nazionali di Frascati4.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
LAV electronics status report Mauro Raggi and Francesco Gonnella TDAQ meeting NA62 Collboration Meeting 1-5 September 2014 Ferrara.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
PADME Front-End Electronics
Electronics for Range System Prototype Tests
KLOE II Inner Tracker FEE
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Calorimeter Mu2e Development electronics Front-end Review
on behalf of the AGH and UJ PANDA groups
The KLOE calorimeter front end electronics
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
DCH FEE 28 chs DCH prototype FEE &
EMC Electronics and Trigger Review and Trigger Plan
Front-end electronic system for large area photomultipliers readout
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
RPC Front End Electronics
Presentation transcript:

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani

Front-end board (scheme) Pre-amplifier stage Dual thr. Discriminator & shaper LVDS driver CPU Threshold control Supply control ± 5 V ± 12 V CANOpen LVDS out Analog sum out Analog sum Power supply Analog in Test pulse Trigger in Final board 32 channels VME 9U mechanics Include services: Analog sums Remote threshold Individual channel threshold control Pulsing system DAC ADC

Motherboard standard VME 9U mechanics, 400x400 mm 2 manages all input and output connections non standard power supply,  5 V  12 V no VMEbus Daughter boards 16 daughter board housing 2 channels of the ToT discriminator/LVDS driver 8+2 daughter boards for the 4-channels and 16-channels analog sums 1 daughter board housing the DAC and ADC and the slow controls. This design minimizes the cost in term of spare All the slow control and communication functions are implemented using CANOpen standard in agreement with present CERN standards Front-end board (specs)

Something like this… KLOE VME 9U example This example houses 32 single-channel daughter boards Analog input Analog Sum OUTPUTs Digital OUT LVDS

Analog sum architecture sum of 4 sum of 16 sum of 4 Sum scheme 4 channels × 8 sections 1 Sum output × 16 channels All analog outputs buffered and 50Ω matched Dynamic range 2V, with clamp circuit

Analog sum output 1 FEE board serves 32 channels = 1 layer 32×2 thresholds = 64 LVDS outputs 32 analog outputs can not be housed (not enough room on the panel): sum 4 analog signals (e.g. 1 “banana”) sum 4 bananas (16 channels = half a layer) Coax 50 , Lemo-00 sum 4 Su sum 16 16Ch sum 4 Su sum 16 16Ch 4Ch 16Ch 4Ch

Threshold circuit Two thresholds per channel Remotely programmable (CANOpen) Common threshold with trimmer (for redundancy, jumper-selectable) mV range, 12 bit resolution (standard low-cost components, more than enough) 2 LSB stability Easy to implement automatic threshold scan

Pulsing system Provide a test pulse: free-running (controlled by local CPU) or on external trigger pulse all channels or a programmable pattern ns programmable width mV programmable amplitude Useful to check time-over-threshold performance Ensure width and amplitude stability at 1% level Other diagnostics on-board: monitoring of the voltage monitoring of the board temperature

Crates 1 LAV station: VME 9U non standard crate housing 5-8 FEE boards ( channels)  5 V  12 V power, no standard VME bus LED drivers (5-8 if 32 channels) HV control 1 TELL1 (512 TDC channels), 2 slots (need also 3.3V and 48V) Our proposal: ask for modification of Wiener 6023 crate in order to accommodate TELL1 (only 3U power backplane) + 3 standard 6U VME slots

L0 primitives Ring primitives (circle of N blocks) – E bl = Reconstructed charge in a block – E ring = Sum of the energy of all 32 blocks in the ring – N ring = Number of blocks above threshold in the ring Station primitives – E tot = Total energy of all blocks in the LAV station – N tot = Total number of blocks above threshold in the station – N cl = Total number of clusters using a proximity algorithm

L0 primitives Ring primitives (circle of N blocks) – E bl = Reconstructed charge in a block – E ring = Sum of the energy of all 32 blocks in the ring – N ring = Number of blocks above threshold in the ring Station primitives – E tot = Total energy of all blocks in the LAV station – N tot = Total number of blocks above threshold in the station – N cl = Total number of clusters using a proximity algorithm

Time resolution test beam Time Resolution after slewing: 750 ps resolution on  T=T 1 -T ps for a single block MIP signals (single station): 4 or more blocks we will get ~350 ns Electron shower: blocks We will get 150 ps

Single station information Using the information of a single LAV station 1) MIP trigger (identify MIP(  or  ) from e - and  ) – N ring < 2 for each of the five rings – E bl (i) < 250 MeV for each block over threshold – 0.5 < E ring (i)/E ring (i+1) < 2 for each two rings – N cl = 1 only one cluster in the LAV station 2) High multiplicity trigger (identify high energy showers in the station) – N tot > 15 OR E tot > 20 GeV – E ring > 2.5 GeV · N ring for al least 2 rings – N cl > 2 more than 2 clusters in the LAV station

Hit multiplicity during October test beam Hit multiplicity for 2 GeV electron run: The peak on the left is due to muon of the beam halo while the peak on the right is due to electrons The distribution is such to allow good performance in the muon electron separation based on multiplicity only

When the information of all LAV stations are collected (need inter-board communication) Particle time ANTI-A12 position?) Particle total energy deposit Total energy deposit in each of the crossed stations Phi position ANTI-A12 position?) Total number of crossed stations Total number of hits in each crossed station Whole LAV information How do we divide this two steps into trigger levels? Who (TELL1s or PCs) will be charged with the computation?

When the information of all LAV stations are collected (need inter-board communication) Particle time ANTI-A12 position?) Particle total energy deposit Total energy deposit in each of the crossed stations Phi position ANTI-A12 position?) Total number of crossed stations Total number of hits in each crossed station Whole LAV information How do we divide this two steps into trigger levels? Who (TELL1s or PCs) will be charged with the computation?

Conclusions FEE boards in production, expected delivery end of July (just in time for the August test-beam) Keep FEE board cost ≤ 3000€ Need to finalize final TDC cable choice Crate choic It’s time to start LAV trigger studies – Can profit of august test beam on ANTI-A2

Spares

Front-end board (single channel)

Front-end board prototype Prototype board 16 channels VME 6U mechanics Manual threshold control 4 by 4 channels threshold Single channel analog output Successfully tested at NA62 beam-test (Oct. 2009)

32 analog inputs from flange DB37 connector Board connections 8 Analog sums of 4 channels 2 Analog sums of 16 channels 10× Lemo-00 on front panel 1 Rj11 connector for communication CAN-OPEN 64 LVDS outputs to TDC 2× Robinson-Nugent (1.27 mm)