Surface Micromachining Dr. Marc Madou, Fall 2012, UCI Class 10.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
MetalMUMPs Process Flow
Chapter 2 Modern CMOS technology
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
NOVEL PROCESSES FOR SOI-BASED MEMS AT VTT
IC Fabrication and Micromachines
Device Fabrication Technology
The Physical Structure (NMOS)
Process integration
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Bulk MEMS 2013, Part 2
The Deposition Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Surface micromachining and Process flow part 1  Identify the basic steps of a generic surface micromachining process  Identify the critical requirements.
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
Surface micromachining
Generated by IntelliSuite CleanRoom Electrothermal Actuator
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Semiconductor Device and Processing Technology
Fabrication of Active Matrix (STEM) Detectors
Thin Film Deposition Quality – composition, defect density, mechanical and electrical properties Uniformity – affect performance (mechanical , electrical)
Surface MEMS 2014 Part 1
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
Manufacturing Process
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
Chapter Extra-2 Micro-fabrication process
MEMS devices: How do we make them?
Introduction to Prototyping Using PolyMUMPs
Introduction to Wafer fabrication Process
Top Down Manufacturing
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
Top Down Method Etch Processes
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
IC Fabrication/Process
MEMS devices: How do we make them? Sandia MEMS Gear chain Hinge Gear within a gear A mechanism.
Etching: Wet and Dry Physical or Chemical.
CMOS FABRICATION.
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
MEMS 2016 Part 2 (Chapters 29 & 30)
Surface Micromachining
(Chapters 29 & 30; good to refresh 20 & 21, too)
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Process integration 2: double sided processing, design rules, measurements
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
7. Surface Micromachining Fall 2013 Prof. Marc Madou MSTB 120
Nanoscale Dielectric Films by Plasma Oxidation
Add nitride Silicon Substrate.
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Add nitride Silicon Substrate
Presentation transcript:

Surface Micromachining Dr. Marc Madou, Fall 2012, UCI Class 10

 Blanket n + diffusion of Si substrate (ground plane)  Passivation layer (e.g. SiO 2, Si 3 N 4, LPCVD Si 3 N 4 on top of SiO 2 )  Opening up the passivation layer for contacts (observe color change or hydrophobic/hydrophilic behavior): –wet (BHF) –dry (SF 6 )  Strip resist in piranha (adds some oxide in the window)  Short BHF etch to remove thin oxide n+n+ n n+n+ n t SiO2 LmLm Lm + 2t SiO2 Photoresist Si 3 N 4 Surface Micromachining Basic Process Sequence (poly-Si)

 Deposition of a base, spacer or sacrificial layer-phosphosilicate glass (PSG)-CVD  Densification at 950 °C for min in wet oxygen  Base window etching in BHF for anchors  Structural material deposition e.g. poly-Si (doped or undoped) from (CVD at about 600°C, 73 Pa and 125 sccm ( standard centimeter cube per minute); at about 100Å/min) e.g.  Anneal of the poly-Si at 1050°C for 1 hour to reduce stress in the structure PSG Structural layer nitride Surface Micromachining Basic Process Sequence (poly-Si).

Basic Process Sequence (poly-Si)  Doping of poly-Si: in-situ, PSG sandwich and ion implantation  Patterning of structural material e.g. RIE in, say, CF 4 -O 2  Release step, selective etching of spacer layer e.g. in diluted HF RSRS RiRi RmRm nitride Surface Micromachining

Generic principle of surface micromachining Si Al Etch access Si Sacrificial layer definition Releasing diaphragm: phosphoric/acetic acid/nitric acid (PAN) Polyimide diaphragm deposition Surface Micromachining

LPCVD of poly-Si  Hot wall, horizontal reactor  Reaction rate controlled--at lower pressures and well controlled temperatures (100 to 200 wafers)  Poly-Si deposits everywhere requiring periodic cleaning (e.g. every 20 runs if each run deposits 0.5 µm)  Visit: rse/partII_2.html and mtl.mit.edu:800/htdocs/tutorial.html rse/partII_2.htmlhttp://www- mtl.mit.edu:800/htdocs/tutorial.html Surface Micromachining

Stiction  Stiction during release: –Surface tension during drying pulls movable members together (See also room temperature bonding of Si to Si and glass to Si) –Solutions: »Stand-off bumps »Sacrificial polymer »Sacrificial poly-Si links to stiffen the structures »HF vapor »Freeze-drying water/methanol mixtures »Super critical cleaning  Stiction after release: –Hydrophobic monolayers –Rough surfaces –Bumps Surface Micromachining

Control of film stress  With L=150 µm and W=t=2 µm, f o =10 to 100 kHz.  Annealing at high temperature ( °C)  Fine-grained tensile vs large grained compressive  Doping elements  Sandwich doping and annealing.  Vary material composition e.g Si rich Si 3 N 4  In PECVD: change the RF power and frequency  In sputtering: gas pressure and substrate bias Surface Micromachining

Control of film stress  Folding flexures makes the resonant frequency independent of the residual stress but warpage becomes an issue  Corrugated structural members (see above) Y X Surface Micromachining

Sealing processes  Microshells a wafer level packaging strategy  Thin gaps (e.g. 100 nm) are etched out and then sealed: –Reactive sealing by oxidation –LPCVD deposition Surface Micromachining

IC compatibility Comparison of CMOS and Surface Micromachining Critical Process Temperatures for Microstructures - Junction migration at 800 to 950°C - Al interconnect suffers at °C - Topography Surface Micromachining

Poly-Si surface micromachining modifications: porous poly-Si  Just like we can make porous Si from single crystal Si we can do the same with poly-Si (low currents densities in highly concentrated HF)  Applications: –Channels parallel to a flat surface (switch from porous to polishing and back--chambers with porous plugs) –Enclosed chambers (blisters of free poly-Si) –Hollow resonators (higher Q) CVD Si 3 N 4 CVD poly-Si CVD Si 3 N 4 Surface Micromachining

Poly-Si surface micromachining modifications: hinged poly-Si  Make structures horizontally and erect them on a poly-Si hinge (probe station)---rigid structures (Prof. Pister, UCB)  Polyimide hinges also have been made ( butterfly wing)---movable structures polyimide hinge (E= 3 GPa)poly-Si hinge (E= 140 GPa) Surface Micromachining

Poly-Si surface micromachining modifications:hinged poly-Si Pister et al., UCB Micromachined integrated optics for free space interconnections Surface Micromachining

Poly-Si surface micromachining modifications: thick poly-Si and HEXSIL  Thick poly-Si--10 µm in 20 ‘ with SiH 2 Cl 2 at 1000°C has become possible (low tensile stress)  HEXSIL (Dr. Keller, UCB): –Deep dry etching of trenches in SCS (e.g. 100 µm deep)-short isotropic etch to smooth the walls –Deposition of sacrificial and structural materials (undoped, doped poly-Si and metal e.g. Ni) –Demolding by etching away the sacrificial material Surface Micromachining

Poly-Si surface micromachining modifications: HEXSIL Dr. Keller, UCB Membrane filter with stiffening rib HEXSIL tweezers Surface Micromachining

Poly-Si surface micromachining modifications: SIMOX  Types of Silicon On Insulator (SOI) processes: –SIMOX (Separated by IMplanted OXygen) –Si fusion bonded wafers –Zone-melt recrystallized polysilicon (ZMR) Surface Micromachining

Non-poly-Si surface micromaching.  Polyimide: e.g. SRI flat panel display  UV depth lithography –AZ-4000 (high viscosity, many layers) –SU-8 (IBM) Surface Micromachining Capp Spindt