KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

RIGA Event Timer A032-ET Riga A032-ET in Graz. RIGA Event Timer A032-ET Eastbourne, October 2005  Graz uses routinely the Graz E.T. (Dassault Modules)
INPUT-OUTPUT ORGANIZATION
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
Developing the Timepix Telescope Planning a Future Timepix Telescope Richard Plackett – VELO Testbeam Meeting CERN, 7th October 09.
1 Development of Any Frequency Fire Rate SLR Control System Cunbo FAN, Xue DONG, Xingwei HAN, You ZHAO Changchun Observatory, , China.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
1 Soft Timers: Efficient Microsecond Software Timer Support For Network Processing Mohit Aron and Peter Druschel Rice University Presented By Jonathan.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Laser Tracking System (LTS) Team Lazer: Son Nguyen Jassim Alshamali Aja ArmstrongMatt Aamold.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor Steven Gutschlag May 2, 2000 Senior Project Final Presentation.
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
INPUT-OUTPUT ORGANIZATION
Embedded Systems Design
What is the It is the Next Generation, Calibration Station for the GasBadge ® Plus Personal Monitor
Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
SCSI Richard Goldman April 2000
-1- Current Telescope Strengths High resolution (~2.5um) Adaptability Ease of use – Currently borrowed by SPS collimator group Weaknesses Small number.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
October 28, 2002 International Loran Association Modernization of Nii Jima Transmitter Control Presented by Michael Weisenbloom.
GPS based time synchronization of PC hardware Antti Gröhn
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
NSGF 2000 PICO EVENT TIMER HERSTMONCEUX SLR STATION.
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
System Operations Eastbourne, October 2005 Towards the 1-mm: -A realistic goal ? -A vision ? -A myth ? -???
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
LHCb front-end electronics and its interface to the DAQ.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
KHz SLR Station Graz Graz kHz LIDAR Georg Kirchner, Franz Koidl, Daniel Kucharski Institute for Space Research SLR Station Graz / Austria Poznan, Oct.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Modem. Introduction: A modem [Modulator -Demodulator] is a device. Data communication means transmitting digital information form one computer to other.
Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Straw readout status Run 2016 Cover FW SRB FW.
Development of T3Maps adapter boards
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
ETD meeting Electronic design for the barrel : Front end chip and TDC
UNIT – Microcontroller.
Status of the Merlin Readout System
CSCI1600: Embedded and Real Time Software
CSCI1600: Embedded and Real Time Software
PID meeting Mechanical implementation Electronics architecture
Chapter 4 : Input & Output devices Visit for more Learning Resources.
Presentation transcript:

kHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board

Motivation Eastbourne, October 2005  Present kHz Setup at Graz:  Runs nearly perfect, very stable, reliable (DOS...)  It is simple to operate;  Lot of space for additional software routines; etc. etc. BUT:  Not easy to add new hardware, controls, cables...  Needs „drilling holes“ to add simple new features...  Limits on available I/O lines on present FPGA chip;  „Provisional“ or „Grown“ hardware: Eliminate it...  => Decision made to design a new kHz Control Board

Design Goals Eastbourne, October 2005  This kHz SLR PC Board should  Handle / control all common tasks in kHz SLR;  Be flexible, easily adaptable for future tasks;  Be easy to program, with any language;  In other words: It should be a S imple, M odular, I nexpensive L aser E quipment ==> „SMILE“ (And due to kHz ==> it‘s a „kilo-SMILE“ )

Design Eastbourne, October 2005  Design of the kHz PC Board:  Simple ISA Board, fits in any PC with ISA slots;  Industry boards with 3-GHz PC cards available;  The board contains mainly  a big FPGA (Field Programmable Gate Array),  Interface to the PC; plus some glue electronics;  About 150 I/O lines available;  With additional, cheap A/D converter card, the complete Graz kHz SLR station can be operated;  ISA cards are plugged into standard passive backplane

Features implemented (1) Eastbourne, October 2005  1 pps and 10 MHz applied;  Generates internal time scale, 1 µs resolution;  Internal Time Synchronized to UTC / GPS;  Allows access to actual time within few µs...  Complete Range Gate Generator  0.5 ns Resolution, < 1 ns accuracy;  Internal FIFO registers for up to 300 next gates (GPS);  Just program next RG event time, and forget it

Features implemented (2) Eastbourne, October 2005  Complete kHz Laser Control:  Generation of Laser firing triggers (10 Hz – 2 kHz);  Control of Pump Diodes for the kHz Laser (CW)  Control and/or Dephasing of Amplifier Pump Diodes: Allows simple attenuation for Calibration etc.  Handles safety inputs from Aircraft Detection etc.  Handles communication with Event Timer(s):  Graz E.T.; Riga E.T.; future ETs ?  Asynchronous Read-Out of Event Timers;

Features implemented (3) Eastbourne, October 2005  Automatic Receive/Transmit Overlap Avoidance  Automatically detects such situations;  Shifts next Laser Firing pulses accordingly;  No external checks / no intervention necessary;  Saves considerable CPU time of Real Time PC...  Serial 64-Bit Interfaces (I/O); several units:  Single BNC cables to Mount, Laser, Observers...  64-bit words transmitted / received serially;  Each bit controls mirrors, switches, FOV, DIV, etc....  Very flexible / upgradable, just add a line in programs

Status of kHz SLR board Eastbourne, October 2005  First prototype is operational:  All functions / subroutines tested, verified;  Plugged into passive backplane;  Together with a standard 3.2 GHz CPU board;  Main kHz programs will be adapted within next weeks;

Image of Graz kHz SLR Board