©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any.

Slides:

Advertisements

Similar presentations

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.

Advertisements

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:

M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.

FPGA PID Heater/Cooler Controller Galt Design, Inc.

Group 6 You’ve Got SARS!! Brent Anderson Lauren Cutsinger Martin Gilpatric Michael Oberg Matthew Taylor Capstone Spring 2006.

GPSBot08 System Overview.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

Gwynneth Davidoff, Kendall Pletcher, Mary Schmidt, Amy Whitcombe.

1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.

ACTIVE SUSPENSION TEST PLATFORM BRANDON NAYDEN & CHIAO LIU BY ADVISED BY: STEVEN GUTSCHLAG.

1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.

Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.

High Speed, high common mode immunity communication interface Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.

The TIMING System … …as used in the PS accelerators.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Figure 9–1 The flip-flop as a storage element.

ECE 477 Design Review – Spring 2010 Team 15. Team Members.

Viking Pump Flow Manager - Phase 2 Senior Design May

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.

1 New method of video transfer and control functions for training in computer classroom and for audiovisual applications WP4: User Interface SCREENS –

1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Kris Blair Nathan Edwards Jonathan Lindsay Daniel Moberly Jacob Rosenthal CUbiC Advisors: Sreekar Krishna and Troy McDaniel Wireless Haptic Belt Preliminary.

 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.

High Speed Data Converter University

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.

©2008 Avanex, Inc. All rights reserved.1 WISDOM bi-quaterly meeting Cork, Ireland Intelligent Photonic Solutions ™ F.Doukhan F.Dinallo M.Omar January 15th,

THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.

Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.

Michael Lisoski Leblanc Meneses Jason Schaer Bryan Staton.

Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M35 Avanex lead Description of Work –Establish test bed suitable to validated the optical.

Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any.

PSI - 11 Feb Status of the electronic systems of the MEG Experiment.

PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.

ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.

Sophie BARON, PH-ESSLEADE, 15/06/06 1 TTC upgrade Status May 2006  Overview  AB/RF optical links  Receiver crate  Status and schedules  Documentation.

BPM stripline acquisition in CLEX Sébastien Vilalte.

Power Analyzer Option History of Power Analysis Software  Strong history of power analysis going back to late 1990’s  Software evolved.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

Software Requirements for the Testing of Prototype Correlator Sonja Vrcic Socorro, December 11, 2007.

WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M41(tbc) CIP now lead Description of Work –Establish test bed suitable to validated the.

Tobias Stadlbauer Special Magnets MedAustron 7-8 October 2010 Special Magnets Controls Status and Plans IntroductionPower SupplySlow ControlsAOB.

Closed Loop Temperature Control Circuit with LCD Display Mike Wooldridge ECE 4330 Embedded Systems.

RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.

FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

Self-Sustainable Electric Golf Bag Final Presentation Group 19 Jon Kinney, Cory Edwards, Harrison Kantner 30 April 2013.

WISDOM Demonstrator End of project experiment to demonstrate optical security checking Hardware/software for TCP port checking Proposal –Use software defined.

Chapter 4. CONCEPT OF THE OPERATING SYSTEM MANAGING ESSENTIAL FILE OPERATIONS.

Programmable Power Supply Characterization presentation Dec. 04, 2007 Gregory Kaplan Dmitry Babin Supervisor: Boaz Mizrahi.

UOP ECT 246 All iLabs (Week 1 to Week 7) Check this A+ tutorial guideline at For more classes.

DE2-115 Control Panel - Part I

Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.

Test Boards Design for LTDB

Calorimeter Mu2e Development electronics Front-end Review

Baby-Mind SiPM Front End Electronics

Christophe Beigbeder PID meeting

Terry Cotter LO/IF Group Leader

ECE 477 Final Presentation Team 15  Spring 2010

Presentation transcript:

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. WISDOM PROJECT 05/30/08 PLAN FOR SECOND YEAR WORK TEST PLATFORM HW DESIGN

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 2 WISDOM Y02 PLAN  AVANEX planned contribution in WISDOM project Y02 is in WP4: optical processing sub-system development. With a more focus on electrical design and software control  Contribute to finalize architecture of the control electronic requirement By Optimizing the number of block to design By Offering a scalable architecture By defining proper control structure  Finalize the electronic requirement Specify each electrical block to develop Specify each software block to develop  Provide test structure for evaluation and control

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 3 Platform Approach  Use of a single PCB platform design to drive different building blocks MZI Switch Optional pattern generator  One PCB can drive 2 independent MZI or one switch  Use of USB interface to // boards (up to 10) µC MZ2 MZ1 USB 2x2 switch OR Pattern generator

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 4 Platform Approach  FW equipment configuration done by HW selection  Settings loaded using configuration files GUI configured by HW PCBA configuration  GUI to configure as well functions (MZI/SW) as HW optics (SOA/Heater)  DLL to provide internal function access to user SW as well as GUI HMI APPLICATION MLI MIDDLEWARE HAL DRIVER Electronic Controls Optical circuits

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 5 GUI interface

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 6 DLL FW interface  Board Selection functions : (*) Allow the host to identify the USB device and get it properly configured using configuration file  SOA functions : Allow fine setting of individual SOAs, more used during board configuration and dev  Heater functions : Allow fine setting of individual heaters, more used during board configuration and dev  Peltier functions : Allow fine tuning of Peltier cooler, more used during board configuration and dev  Bit Pattern functions: (*) Allow target pattern generator setting and loading  Setting functions: (*) Allow save and loading of a given board setting (configuration file)

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 7 MZI driver block 1/2 DAC ADC Heater Current Set Or Heater Voltage set HeaterCurrentSense HEATER DRIV ER HeaterVoltageSense Heater Enable/Disable status µC DAC ADC SOACurrentSetSOACurrentSet SOACurrentSe nse SOA DRIV ER SOAVoltageSe nse SOA Enable/Disable status

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 8 MZI driver block 2/2 µC DRIV ER DAC ADC Pe lti er Cu rr en tS et PeltierCurrentSense Peltier Rth Analog_Peltier _ TempSens e PeltierVoltageSense T e m p er at ur e _ S et PID Digital_Peltier _ TempSens e TEC Enable/Disable status

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 9 Switch Block µC DAC ADC SOACurrentSetSOACurrentSet SOACurrentSe ns e SOA DRIV ER SOAVoltageSe nse SOA Enable/Disable status Re sist or 50 Oh ms RF ECL input shifted, DC coupled µC DRI VER DAC ADC P el ti e r C u rr e n t S et PeltierCurrentSense Peltier Rth Analog_Peltier _ TempS ense PeltierVoltageSense Temperature_SetTemperature_Set PID Digital_Peltier _ TempS ense TEC Enable/Disable status

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 10 Pattern generator block Target pattern DC coupled < 200 MHZ 8 /16/ 32 bits circular registers & electronic control Pattern triger < 200 MHZ µC Delayed initialising pulse DC coulped < 200 MHZ Driver Electronic system control EC L OU TP UT TE CH NO LO GY SH IF TE D Target bit rate AC couoled ; Vpp = 500 mv Load target N bits Delayed Reset pulse DC coulped < 200 MHZ Delayed Output gate DC coulped < 200 MHZ Delayed Input data select control DC coulped < 200 MHZ

©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any dissemination, distribution or copying of this presentation or disclosure of the information contained within by any unauthorized person is strictly prohibited. 11 Design status  Main board development All main components being selected Blocks circuit simulation is on going Electrical diagram capture is on going Board layout planned June 08 PCBA debug July 08  DLL High level architecture is completed (set of functions) Functions prototype being defined Need agreement with system software Coding June/July 08  GUI Interface being defined High level architecture is completed Coding June/July 08