8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data.

Slides:



Advertisements
Similar presentations
8085 Microprocessor Architecture – Demultiplexing the AD7-AD0
Advertisements

8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
A Design Example An Exact Calculator. Exact Calculator Manipulating Large Integer Values Operations: – +, -, *, /, %, And, Or, Xor, Not, Power Functions.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
Designing the 8086/8088 Microcomputer System
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
Memory interface Memory is a device to store data
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
به نام یکتای هستی بخش درس ریزپردازنده یک گروه دکتر ثنایی جلسه اول.
CPU Interfacing Memory.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Address Decoding Memory/IO.
CprE 211 Break-out Board Layout
MCS-51 Hardware Interfacing
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Basic I/O Interface A Course in Microprocessor
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Input/Output Interface Circuits and LSI Peripheral Devices
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Minimum System Requirements Clock Generator Memory Interfacing.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Chapter 11Chapter 12 Memory system designI/O system design Objectives: The importance of bus buffering How the 8088 addresses (accesses) memory - I/O ports.
Input / Output (Peripheral) Interfacing
ELEC4601 Microprocessors Lab 2 Tutorial Signal Waveforms and Parallel port programming.
Programmable Peripheral Interface Parallel port Interface 8255
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
EE3721 Computer System Principles
I/O AND THE 8255; ISA BUS INTERFACING
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
A Design Example A Programmable Calculator. Programmable Calculator Working in Exact Mode Receiving Program from RS232 Port Saving Programs using RS232.
Basic I/O Interface Fixed Address Variable Address
Block diagram of 8086.
ENEE 440 Chapter PPI 8255 Register Select -CS A1 A0 REGISTER R/W PORT A R/W PORT B R/W PORT C R/W CR W 1 X X8255 NOT.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Khaled A. Al-Utaibi  I/O Ports  I/O Space VS Memory Space  80x86 I/O Instructions − Direct I/O Instructions − Indirect I/O Instructions.
Chapter Microcontroller
8255:Programmable Peripheral Interface
8085 Microprocessor: Architecture & Support Components.
Multiplex of Data and Address Lines in 8088 Address lines A0-A7 and Data lines D0-D7 are multiplexed in These lines are labelled as AD0-AD7. –By.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
8255 Programmable Peripheral Interface
Seminar On 8085 microprocessor
Interfacing I/O Devices
Introduction to the processor and its pin configuration
Interfacing Memory Interfacing.
Engineering 4862 Microprocessors Lecture 25
Programmable Peripheral Interface
Programmable Peripheral Interface
Presentation transcript:

8086/8088 Hardware System

Typical Microprocessor Memory System CPU Memory Control Address Data

8086/8088 Memory Interface Address Bus –20 address lines so a 2 20 byte address space –Pins A0-A19 provide the address –For 8086, A0-A15 appear multiplexed with D0-D15 to form AD0-AD15 –For 8088, A0-A7 appear multiplexed with D0-D7 to form AD0-AD7 Data Bus –For 8086, 16 bit data bus D0-D15 (multiplexed as AD0-AD15) –For 8088, 8 bit data bus D0-D7 (multiplexed as AD0-AD7) –8086 may use only D0-D7 or D8-D15 if appropriate Control Bus –For memory access, the following pins are used: –RD’, WR’, M/IO’, DT/R’, DEN’, ALE, BHE’

8086/8088 Pin Configuration

8086/8088 Pin Configuration Differences

Clock Generator

8284A

8086/8088 Detailed Memory Interface 8086/8 Control Multiplexed Addr/Data Latches Buffers Demultiplexing Control Address Data Address Decoding Unique per device MEMORYMEMORY Partial Address CS’,WE’,OE’

8088 Bus Structure

‘244

‘245

‘373

Address Decoding Example 1

2716

4016

Address Decoding Example 2

‘138

Input via Switches

Output via LEDs

7 Segment LED Driver

7 segment display a b c g d e f Digit-abcdefg-hex E D B F F B A B F C ED D E FF

8255 Programmable Peripheral Interface

8255 Control Byte

8255 Clock Example PA7-PA D0-D7 A0-A1 RD’ WR’ CS’ Assume CS selects for 0F00H-0F03H HourMinuteSecond PC3-PC0 PB7-PB4 PA3-PA0 PB3-PB0 PC7-PC4 7447

8255 Clock Example Code MOV DX,0F03H;8255 control register MOV AL,80H;select all ports to mode 0 output OUT DX,AL;set 8255 control MOV AH,2;read real time clock INT 1AH;CH=hour(BCD),CL=minute,DH=seconds MOV AL,CH MOV DX,0F00H OUT DX,AL MOV AL,CL MOV DX,0F01H OUT DX,AL MOV AL,DH MOV DX,0F02H OUT DX,AL

8255 Clock Example 2 PA D0-D7 A0-A1 RD’ WR’ CS’ Assume CS selects for 0F00H-0F03H HourMinute PB6-PB0 PA6-PA0 PC6-PC0

8255 Clock Example 2 Code.DATA SEG7 DB 7EH,30H,6DH,79H,33H,5BH,5FH,70H,7FH,7BH DB 0,0,0,0,0,0,0FEH,0B0H,0EDH.CODE MOV AH,2 INT 1AH LEA BX,SEG7 MOV AL,CH XLAT MOV DX,0F00H OUT DX,AL

8255 Clock Example 2 Code cont. MOV AL,CH SHR AL,4 XLAT MOV DX,0F01H OUT DX,AL MOV AL,CH AND AL,0FH XLAT MOV DX,0F02H OUT DX,AL

16550 Serial Communications Interface

16550

Digital to Analog Conversion

DAC0830

Analog to Digital Conversion

ADC0804