1. DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1

2. DEEPAK.P UNIT 3 2

3. 8085 BASIC INTERFACING CONCEPTS DEEPAK.P 3 20/8/14

4. BASIC INTERFACING IN MICROPROCESSOR

5. In memory interfacing, 8 bit data line, 16 bit address line, control signals are connected to corresponding lines of memory IC. In I/O device interfacing, 8 bit data line, only 8 bit address line, control signals are connected to corresponding lines of I/O devices.

6. Classification of I/O Interfacing

7. Data Transfer using I/O STRUCTURE

8. There are three major types of data transfer between the microprocessor and I/O device. Programmed I/O : In programmed I/O the data transfer is accomplished through an I/O port and controlled by software. Interrupt driven I/O : In interrupt driven I/O, the I/O device will interrupt the processor, and initiate data transfer. Direct memory access (DMA) : In DMA, the data transfer between memory and I/O can be performed by bypassing the microprocessor.

9. INTERFACING I/O DEVICES DEEPAK.P 9 27/8/14

10. INTERFACING OF INPUT AND OUTPUT DEVICE 10 DEEPAK.P I/P device O/P device Tri state Buffer Address decoder Logic AD0- AD7 D0- D7

11. INTERFACING OF INPUT AND OUTPUT DEVICE I/O mapped or programmed interfacing scheme is commonly used. The data lines are connected to the I/O devices through Tri-state buffer. Tri- State buffer is enabled from address decoder logic. 11 DEEPAK.P

12. INTERFACING OF INPUT AND OUTPUT DEVICE The address decoder logic makes an enable signal according to the address data coming from microprocessor. These address is the address of a ports. IN and OUT instruction is used for data transfer Eg. IN,Port address; IN 02 OUT, Port address; OUT 03 12 DEEPAK.P

13. I/O SCHEMES DEEPAK.P 13 27/8/14

14. Classification of I/O Interfacing 14 DEEPAK.P

15. I/O Addressing Schemes 15 DEEPAK.P

16. I/O Mapped I/O addressing 16 DEEPAK.P

17. I/O Mapped I/O addressing 17 DEEPAK.P

18. INTERFACING OF I&O DEVICE 18 DEEPAK.P To Data line of µP

19. INTERFACING OF I&O DEVICE 19 DEEPAK.P

20. INTERFACING OF I&O DEVICE 20 DEEPAK.P Darlington Connection

21. INTERFACING OF I&O DEVICE 21 DEEPAK.P

22. INTERFACING OF I&O DEVICE 22 DEEPAK.P

23. INTERFACING INPUT DEVICES DEEPAK.P 23 28/8/14

24. INTERFACING OF INPUT DEVICE 24 DEEPAK.P

25. INTERFACING OF INPUT DEVICE 25 DEEPAK.P

26. INTERFACING OF INPUT DEVICE 26 DEEPAK.P I/P device O/P device Tri state Buffer AD0- AD7 D0- D7 I/O/ M RD Active High 1 1 1 Not Using

27. INTERFACING OF INPUT DEVICE 27 DEEPAK.P 1 0 0 I/P device O/P device Tri state Buffer AD0- AD7 D0- D7 I/O/ M RD Active Low Not Using

28. INTERFACING OF INPUT DEVICE The address lines are decoded to generate a signal that is active when the particular port is being accessed. An IORD signal is generated by combining the IO/M and the RD signals from the microprocessor. 28 DEEPAK.P

29. INTERFACING OF INPUT DEVICE Lets choose I/O port 0FH for the Input devices. So, the buffers must be enabled when: RD = 0 IO/M = 1 A0-A8= 0FH 29 DEEPAK.P

30. INTERFACING OF INPUT DEVICE 30 DEEPAK.P A0 A7

31. INTERFACING OF INPUT DEVICE 31 DEEPAK.P To µP

32. INTERFACING OF INPUT DEVICE 32 DEEPAK.P DIP Switch

33. INTERFACING OF INPUT DEVICE 33 DEEPAK.P Active Low

34. INTERFACING OF INPUT DEVICE Program: IN 0FH ;input data from port 0F into A Loop2 CPI Data; Data according to switch position JNZ Loop1; What to do? Perform the operation for which when switch is pressed Loop1 JMP Loop2; Repeat checking of switch condition HLT 34 DEEPAK.P

35. INTERFACING OUTPUT DEVICES DEEPAK.P 35 20/8/14

36. INTERFACING OF OUTPUT DEVICE 36 DEEPAK.P

37. INTERFACING OF OUTPUT DEVICE 37 DEEPAK.P I/P device O/P device Tri state Buffer AD0- AD7 D0- D7 I/O/ M WR Active High 1 1 1 Not Using

38. INTERFACING OF OUTPUT DEVICE The address lines are decoded to generate a signal that is active when the particular port is being accessed. An IOWR signal is generated by combining the IO/M and the WR signals from the microprocessor. 38 DEEPAK.P

39. INTERFACING OF OUTPUT DEVICE 39 DEEPAK.P

40. INTERFACING OF OUTPUT DEVICE 40 DEEPAK.P

41. INTERFACING OF OUTPUT DEVICE 41 DEEPAK.P

42. INTERFACING OF OUTPUT DEVICE 42 DEEPAK.P

43. INTERFACING OF OUTPUT DEVICE 43 DEEPAK.P

44. INTERFACING OF OUTPUT DEVICE 44 DEEPAK.P

45. INTERFACING AS MEMORY MAPPED I/O DEEPAK.P 45 20/8/14

46. Memory Mapped I/O addressing 46 DEEPAK.P

47. Memory Mapped I/O Interfacing 47 DEEPAK.P

48. Memory Mapped I/O Interfacing I/O Devices and memory share the same address space. Each I/O Device is assigned a unique set of addresses. When the processor places a particular address on the address lines, the device recognizing this address The processor requests either a read or a write operation, and the requested data is transferred over the data lines. 48 DEEPAK.P

49. Memory Mapped I/O Interfacing Input and output transfer using memory mapped I/O are not limited to the accumulator. Same of 8085 instructions can be used for memory mapped I/O ports. MOV r, m move the connects of input port whose address is available in (H,L) register pair to any internal register. LDA address load the acc with the content of the input port whose address is available as a second and third byte of the instruction. 49 DEEPAK.P

50. Memory Mapped I/O Interfacing 50 DEEPAK.P

51. INTERRUPTS DEEPAK.P 51 1/9/14

52. Interrupts An interrupt is considered to be an emergency signal that may be serviced. The Microprocessor may respond to it as soon as possible. When the Microprocessor receives an interrupt signal, it suspends the currently executing program and jumps to an Interrupt Service Routine (ISR) to respond to the incoming interrupt. Each interrupt will most probably have its own ISR.

53. Interrupts

54. Interrupts

55. 8085 Interrupts

57. The 8085 has 5 interrupt inputs. The INTR input. The INTR input is the only non-vectored interrupt. INTR is maskable using the EI/DI instruction pair. RST 5.5, RST 6.5, RST 7.5 are all automatically vectored. RST 5.5, RST 6.5, and RST 7.5 are all maskable. TRAP is the only non-maskable interrupt in the 8085 TRAP is also automatically vectored

58. Interrupts There are two ways of redirecting the execution to the ISR depending on whether the interrupt is vectored or non-vectored. Vectored: The address of the subroutine is already known to the Microprocessor Non Vectored: The device will have to supply the address of the subroutine to the Microprocessor The ‘EI’ instruction is a one byte instruction and is used to Enable the maskable interrupts. The ‘DI’ instruction is a one byte instruction and is used to Disable the maskable interrupts.

59. 8085 Interrupts

62. Interrupts

63. Interrupts

64. Interrupt System

65. Interrupts System

66. Interrupt System

67. Generation of Interrupts

68. Interrupts SIM

69. Interrupts RIM

70. PPI INTERFACING DEEPAK.P 70 1/9/14

71. Peripheral Interfacing

72. A/D Interfacing

76. 8255 control word

77. A/D INTERFACING DEEPAK.P 77 1/9/14

78. A/D Interfacing In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor through its ports. The analog to digital converters is treated as an input device by the microprocessor, that sends an initializing signal to the ADC to start the analogy to digital data conversation process. The process of analog to digital conversion is a slow process, and the microprocessor has to wait for the digital data till the conversion is over.

79. A/D Interfacing After the conversion is over, the ADC sends end of conversion EOC signal to inform the microprocessor that the conversion is over and the result is ready at the output buffer of the ADC. These tasks of issuing an SOC pulse to ADC, reading EOC signal from the ADC and reading the digital output of the ADC are carried out by the CPU using 8255 I/O ports.

80. A/D Interfacing The time taken by the ADC from the active edge of SOC pulse till the active edge of EOC signal is called as the conversion delay of the ADC. Successive approximation techniques and dual slope integration techniques are the most popular techniques used in the integrated ADC chip. The analog to digital converter chips 0808 and 0809 are 8-bit CMOS, successive approximation converters.

81. ADC 0804 8/27/2015 Deepak.P

82. ADC Interfacing 8/27/2015 Deepak.P CS :Active low input used to activate the ADC0804 chip. RD (data enable) : Active low input used to get converted data out of the ADC0804 chip. When CS = 0, if a high-to-low pulse is applied to the RD pin, the 8-bit digital output shows up at the D0-D7 data pins. WR (start conversion): Active low input used to inform the ADC0804 to start the conversion process. If CS = 0 when WR makes a low-to-high transition, the ADC0804 starts converting the analog input value of Vin to an 8- bit digital number. When the data conversion is complete, the INTR pin is forced low by the ADC0804.

83. ADC Interfacing 8/27/2015 Deepak.P CLK IN and CLK R : Connect to external capacitor and resistor for self-clocking, f = 1/(1.1RC). The clock affect the conversion time and this time cannot be faster than 110 micros. INTR (end of conversion) This is an active low output pin. When the conversion is finished, it goes low to signal the CPU that the converted data is ready to be picked up. After INTR goes low, we make CS = 0 and send a high-to-low pulse to the RD pin to get the data out of the ADC0804 chip.

84. ADC Interfacing 8/27/2015 Deepak.P Vin (+) and Vin (-) :These are the differential analog inputs where Vin = Vin (+) - Vin (-). Often the Vin (-) pin is connected to ground and the Vin (+) pin is used as the analog input to be converted to digital. VCC : This is the +5V power supply. It is also used as a reference voltage when the Vref/2 (pin 9) input is open.

85. ADC Interfacing 8/27/2015 Deepak.P Vref/2 :- Input voltage pin used for the reference voltage. If this pin is open, the analog input voltage for the the ADC is ranged from 0 to 5 volts.This is optional input pin. It is used only when the input signal range is small. When pin 9 is at 2V, the range is 0-4V, i.e. Twice the voltage at pin 9. Pin 6 (V+), Pin 7(V-): The actual input is the difference in voltages applied to these pins. The analogue input can range from 0 to 5V. D0 – D7 output PINs of ADC: D0 – D7 are the digital data output pins. These are the tri-state buffered and the converted data is accessed only when CS = 0 and RD is forced low. The output voltage:

86. ADC Interfacing 8/27/2015 Deepak.P

87. ADC Interfacing 8/27/2015 Deepak.P

88. A/D Interfacing [0808 ]

89. A/D Interfacing The ADC 0808 is 8-channel 8-bit ADC chip. It has 8 analog inputs i.e. IN0-IN7.

90. A/D Interfacing

93. D/A INTERFACING DEEPAK.P 93 3/9/14

94. D/A Interfacing The digital to analog converters convert binary number into their equivalent voltages. The DAC find applications in areas like digitally controlled gains, motors speed controls, programmable gain amplifiers etc.

95. D/A Interfacing

101. AD 7523 8-bit Multiplying DAC : This is a 16 pin DIP, multiplying digital to analog converter, containing R-2R ladder for D-A conversion along with single pole double thrown NMOS switches to connect the digital inputs to the ladder. supply range is from +5V to +15V, while Vref may be any where between -10V to +10V. The maximum analog output voltage will be any where between - 10V to +10V, when all the digital inputs are at logic high state.

102. D/A Interfacing