Oct 29, 2001 Ron Sidwell 1 Purple Card. Oct 29, 2001 Ron Sidwell 2 Purple Card Spec Two channels per printed circuit board Size ~20 sq. in. or best effort,

Slides:



Advertisements
Similar presentations
Arctic IEC-104 Gateway Jari Lahti, CTO.
Advertisements

GS3055-I GSM Universal Wireless Alarm Communicator
IRS2980 Buck LED Driver Peter Green Under embargo until 10/25/11.
I have almost 20 years experience in the components and devices used in industrial control, instrumentation and automation applications. Before I came.
ESODAC Study for a new ESO Detector Array Controller.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Lecture 1: Safety and Protection. 1. A robot may not injure a human being or, through inaction, allow a human being to come to harm. 2. A robot must obey.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Pump Application Interface. 30 October 2006 Overview Increases the functionality of the soft starter for pumping applications - four additional trip inputs.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Project Goals And Objectives ____________________________________________________ Create a “smart”, customizable, all in one system Little to no learning.
LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
ISUAL Sprite Imager Electronic Design Stewart Harris.
1 Applied Control Systems Technology. 2 Pin configuration Applied Control Systems.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
ECP Extinguishing Control Panel. Extinguishing Control Panel General overview Technical overview.
Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.
Datron World Communications Inc. RT7000 HF TRANSCEIVER FIELD MAINTENANCE PROCEDURES.
Presentation of the DriveLab Board Opal-RT Real-time institute 2009.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Mapping for Silicon Run IIb L. Bagby, A. Nomerotski, E. von Toerne December 2002
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Physics 2225: Working With Electronic Equipment Purpose  Learn how to use basic electronic equipment: Digital multi meter Oscilloscope Function generator.
Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential.
OD HV Upgrade Hans Berns Jeff Wilkes U. of Washington 10/14/01.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
Plasma Sense Amplifier
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.
Siemens Review – Chapters 2 and 3 Potentiometers.
Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University.
Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Critical Air System Pressure Controller Senior Design Project, 2010 Morgan Hespe, Department of Electrical and Computer Engineering Mentor: Dr. Stanislaw.
How do ABI test Digital ICs?. Test principles ABI digital tests are designed to find faults on boards. To do this the following principles are used: Confirm.
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
High Voltage Power Supply for RPC Suvendu Nath Bose, Satyajit Saha, Sudeb Bhattacharya, Saha Institute of Nuclear Physics, Kolkata,, Description Presently.
PADME Front-End Electronics
Site Controller Unit and Trunk Interface Unit
Calorimeter Mu2e Development electronics Front-end Review
ECAL Front-end development
ECE-L304 Lecture 3.
VeLo Analog Line Status
Electronics: Demod + 4Q FE
Radiation- and Magnet field- Tolerant Power Supply System
Module 1 – Power Supply AMC APS-PBC-60
Model Output Current Battery Life BATPSU VDC 2A 1.2Ah BATPSU VDC 2.3Ah
Series 5300 Lithium Cell Formation System
Presentation transcript:

Oct 29, 2001 Ron Sidwell 1 Purple Card

Oct 29, 2001 Ron Sidwell 2 Purple Card Spec Two channels per printed circuit board Size ~20 sq. in. or best effort, but see proposal from Leflat below. Voltage regulation of SVX4 power and board power. SVX4 voltage(s) will be controlled by HDI enable/disable. Power could be supplied via an 8-pin header. LEDs will indicate power status (on if LED is lit). Voltage regulator will be variable voltage version of ON regulator (part # CS5253B-1). Test points will be supplied to allow check of output voltages via well-shielded high impedance oscilloscope leads or DVM.

Oct 29, 2001 Ron Sidwell 3 Purple Card Spec (2) Temperature monitor(4 pin header): DC voltage out covering range - 20 to 50 degrees centigrade. The target device is VMIC VMIVME3113 ADC, provides 8 bit digitization, and 64 inputs. Full range coverage is NOT mandatory. A temperature measurement of C is adequate. Assumed temperature measuring device is 1000  platinum RTD used in Run2a. Full range of Vout will be 0-1v, so that x10 gain mode of VMIC ADC will need to be used. Vout=0 will correspond to –20 degrees, Vout=+1V to +50 degrees.  * 5) HV (silicon bias) supplied via a SHV connector, and controlled by HDI enable/disable from the SASEQ. HV is passed thru to the digital jumper cable. KSU will investigate how to control all silicon bias voltages up to 1000V, since the PVNs used in Run2a only work to 300v. KSU is investigating use of IGRTs for switching. The maximum HV current expected is 3.2mA.

Oct 29, 2001 Ron Sidwell 4 Purple Card Spec (3) CAL-SR: two LEMO connectors  * fuses on SVX4 power, and board power. KSU will investigate easily replaceable fuses (i.e. in fuseholder) and will continue to look for “fast” resettable fuses. * Dvalid delay provision; SIP * clock conversion from TTL to low-voltage differential

Oct 29, 2001 Ron Sidwell 5 Purple Card (cont.) one input 50-conductor connector from SASEQ or sequencer * two pairs of output connectors- digital jumper. (twisted pair option removed) Two positive power supplies will be needed: +4v, ~4-8A for board and SVX4 +5v, low current, for HV switches.

Oct 29, 2001 Ron Sidwell 6 Questions? 1) Do we need to protect against scenarios where e.g the DVDD line has blown a fuse, but AVDD and the transceiver power are still enabled? 2) Layout- see comments from Leflat.

Oct 29, 2001 Ron Sidwell 7 Leflat suggested layout list of the front panel components (preliminary): 1 50-pin connector from SASEQ; 2. Two AVX connectors for “jumper” cables; 3. Two SHV connectors for detector biasing; 4. Two LEMO-00 connectors for CAL-SR; 5. Board Power (& SVX4 Power) 8-pin header; 6. Temperature monitor 4-pin header; 7. 8 fuses [(AVDD,DVDD,+5V,+15V) x 2]; LEDS [(AVDD,DVDD,+5V,+15V,HDI_ENABLE) x 2];