Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.

Slides:

Advertisements

Similar presentations

Chapter 3 Gate-Level Minimization

Advertisements

Digital System Design Subject Name : Digital System Design Course Code : IT-314.

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

ENEL111 Digital Electronics

CSE 341 Verilog HDL An Introduction. Hardware Specification Languages Verilog  Similar syntax to C  Commonly used in  Industry (USA & Japan) VHDL 

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

Lecture #4 Page 1 ECE 4110–5110 Digital System Design Lecture #4 Agenda 1.VHDL History 2.Design Abstraction Announcements 1.n/a.

CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.

Combinational Logic Design Sections 3-1, 3-2 Mano/Kime.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

Outline Chapter 1 Hardware, Software, Programming, Web surfing, … Chapter Goals –Describe the layers of a computer system –Describe the concept.

ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.

Digital System Design Course Introduction Maziar Goudarzi.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

Spring 2002EECS150 - Lec0-intro Page 1 EECS150 - Digital Design Lecture 8 - Hardware Description Languages February 14, 2002 John Wawrzynek.

Jai Henwood Introduction to VHDL ECE /24/03 Dr. Veton Këpuska.

O VERVIEW OF DIGITAL SYSTEMS Hardware Description Language 1.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

(1) Modeling Digital Systems © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

CSET 4650 Field Programmable Logic Devices

Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.

Copyright 2012 Joanne DeGroat, ECE, OSU 1 ECE 5462 HDL Design and Verification.

1 Lecture - 2 M.Tech. – Weekend Programme. 2 EDA Tools 1. Design Entry a.View Logic b.Mentor Graphics (Renoir) c.Cadence Design System d.OrCAD e.ALDEC.

Studio Session 1: Introduction to VHDL and related Tools EE19D – 25/01/2005.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

1 H ardware D escription L anguages Modeling Digital Systems.

Welcome CSC 480/580 – Digital Logic & Computer Design Term: Winter 2002 Instructor: William T Krieger.

COE 405 Design and Modeling of Digital Systems

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

CWRU EECS 317 EECS 317 Computer Design LECTURE 1: The VHDL Adder Instructor: Francis G. Wolff Case Western Reserve University.

L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

Spring 2007 W. Rhett Davis with minor editing by J. Dean Brock UNCA ECE Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

HARDWARE DESCRIPTION LANGUAGE (HDL). What is HDL? A type of programming language for sampling and modeling of electronic & logic circuit designs It can.

1 Hardware Description Languages: a Comparison of AHPL and VHDL By Tamas Kasza AHPL&VHDL Digital System Design 1 (ECE 5571) Spring 2003 A presentation.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.

VHDL Background Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

An Introduction to Digital System Design

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.

Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.

Hardware Description Languages ECE 3450 M. A. Jupina, VU, 2014.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

Computer Architecture Organization and Architecture

1 Lecture 1: Verilog HDL Introduction. 2 What is Verilog HDL? Verilog Hardware Description Language(HDL)? –A high-level computer language can model, represent.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

An Overview CS341 Digital Logic and Computer Organization F2003.

State Machine Design with an HDL

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

Introduction to design with VHDL

Combinational Logic Design

Digital System Design An Introduction to Verilog® HDL

ECE 4110 – Digital Logic Design

EEE2135 Digital Logic Design Chapter 1. Introduction

Levels in computer design

ECNG 1014: Digital Electronics Lecture 1: Course Overview

VHDL Introduction.

© Copyright Joanne DeGroat, ECE, OSU

*Internal Synthesizer Flow *Details of Synthesis Steps

Presentation transcript:

Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital Components with an HDL, Specifically VHDL)

Copyright 2009 Joanne DeGroat, ECE, OSU 2 Lecture Overview Course Intro/ Syllabus/ Grading Policy General Intro to Digital Design Backgound

Copyright 2009 Joanne DeGroat, ECE, OSU 3 Syllabus The topics list is a guide. Note course objective. Note grading policy There are many, many books on HDLs and a lot on VHDL. Most are not texts; these books are more for reference. Note general policies on syllabus.

Copyright 2009 Joanne DeGroat, ECE, OSU 4 Intro What is a digital system? –Digital (Webster) –System

Copyright 2009 Joanne DeGroat, ECE, OSU 5 Intro What is a digital system? Digital (Webster) – Of or relating to the technology of computers and data communications wherein all information is encoded as bits of 1s and 0s that represent on or off states. Contrast with analog. Digital implies discrete states. System – A composite of equipment, skills, techniques, and information capable of performing and/or supporting an operational role in attaining specified management objectives. A complete system includes related facilities, equipment, material, services, personnel, and information required for its operation to the degree that it can be considered a self-sufficient unit in its intended operational and/or support environment.

Copyright 2009 Joanne DeGroat, ECE, OSU 6 Graphical Perspective A Digital System may be an Application Specific IC (ASIC) or a general purpose computer. “Computers are the most important type of digital system” “Virtually every aspect of digital system design is encountered in computer design” (Hill and Peterson)

Copyright 2009 Joanne DeGroat, ECE, OSU 7 Digital System Design Process “Design is a series of transformations.” At each step decisions are made that bind the design, moving it toward an implementation. Design begins at a high level of abstraction and moves to a very detailed level of abstraction.

Copyright 2009 Joanne DeGroat, ECE, OSU 8 Digital System Design Process “Design is a series of transformations.” At each step decisions are made that bind the design, moving it toward an implementation. Design begins at a high level of abstraction and moves to a very detailed level of abstraction suitable for implementation.

Copyright 2009 Joanne DeGroat, ECE, OSU 9 Example Addition of 2 numbers to produce a sum Design Decisions –2 inputs –Addition operation –A & B format - ?? – Binary numbers, 16 bits each, unsigned –Architecture - ?? – ripple adder, carry lookahead Design Decisions are significantly impacted by the specifications

Copyright 2009 Joanne DeGroat, ECE, OSU 10 HDL Design Process Start with design idea Do a behavioral design for reference RTL level design –Design data path –Design control path Use a synthesis tool to produce a gate netlist Physical Design – place gates and wire Production

Copyright 2009 Joanne DeGroat, ECE, OSU 11 An example From ASiC Technology & News – “Why ASICs fail in the system. –Listen to story Key points from story. –“Designers knew design was right” –“found a functional error” –Chips still exploded. –Months passed slowly.

Copyright 2009 Joanne DeGroat, ECE, OSU 12 HDL motivations HDL used to describe hardware for purpose of: –Simulation –Documentation –Modeling –Testing –Design HDLs provide a convenient and compact format for the hierarchical representation of function and wiring details of digital systems.

Copyright 2009 Joanne DeGroat, ECE, OSU 13 PAST HDLs ISPS – Instruction Set Processor Specification –Language for describing the behavior of digital systems –Developed at CMU –Based on ISP notation

Copyright 2009 Joanne DeGroat, ECE, OSU 14 PAST HDLs AHPL – A Hardware Programming Language –Designed for representation in an academic environment –Developed at the University of Arizona.

Copyright 2009 Joanne DeGroat, ECE, OSU 15 Other HDLs Genrad Hardware Description Language –Describes hardware as a netlist of components. –Developed by Genrad Corporation, UK

Copyright 2009 Joanne DeGroat, ECE, OSU 16 Other HDLs CDL – Computer Design Language –A dataflow language – no hierarchy CONLAN – Consensus Language –Attempt to establish a standard language. Family of languages for describing hardware at various levels of abstraction. IDL – Interactive Design Language –Internal IBM – Supports Hierarchy – Originally designed for generation of PLAs, then extended TEGAS – Texas Instruments Hardware Description Language –Internal TI – Multilevel language for design and description – hierarchical

Copyright 2009 Joanne DeGroat, ECE, OSU 17 Other HDLs (cont) ZEUS –GE language – hierarchical – functional descriptions – structural descriptions – No provision for gate delay specification or timing constraints – Does not support asynchronous designs. Verilog –Hierarchical – Developed by Cadence Design Systems – Procedural descriptions for behavior – Built in features for timing and a fixed logic value system. Now also a standard. Used by ~60% of market. UDL1 –Standard language that was developed in Japan – hierarchical – 1 to 1 mapping of language constructs to hardware structures – Designed for synthesis System C –NEW – now also a standard and supported by tools – had penetrated to about 10% to 15 % of the market.

Copyright 2009 Joanne DeGroat, ECE, OSU 18 VHDL VHDL – VHSIC Hardware Description Language A standard language – the first. Development began in Language Requirements set in st Version – Version 7.2 with prototype simulation tools – st Standard – IEEE Standard approved in New versions in Also versions in 1997, 2000, 2002, and a new version soon was balloted approved in September I have a draft of the new standard. (can now be oredered)

Copyright 2009 Joanne DeGroat, ECE, OSU 19 VHDL features Procedural Features –Would make a very good concurrent programming language. Up until now file I/O support was poor. Dataflow design Structural – Hierarchy Self defined Value System and capability to design your own if you would need to. Semantics and Paradigm formally defined in LRM

Copyright 2009 Joanne DeGroat, ECE, OSU 20 In Summary There is no way we would have systems of today’s complexity without the development and evolution of HDLs. HDLs are living languages. –Evolution shown in new standard – 140% increase. Today’s systems are just too complex to stay with the design methodologies of the 1980s and even to early 1990s.

Copyright 2009 Joanne DeGroat, ECE, OSU 21 The Future ????

A current web search A new evolution from the 4004 (108kHz,2300 transistors,10u to the Dual core Xeon (>3GHz,820M transistors, 45nm). Copyright 2009 Joanne DeGroat, ECE, OSU 22