Presentation is loading. Please wait.

Presentation is loading. Please wait.

Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.

Published byRandall Benedict Cole Modified over 8 years ago

Similar presentations

Presentation on theme: "Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Midterm Exam Notes."— Presentation transcript:

1 Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Midterm Exam Notes

2 Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU2 Midterm Exam – ECE762  GENERAL Open book/open notes – suggestion: make up 2 pages of notes from the book and lecture slides (this is an excellent way to review) NO USE OF ANY OUTSIDE ELECTRONIC COMMUNICATION DURING THE EXAM. No Google searches during the exam. The electronic text book can be used. Online lecture slide can be used. Be sure you name is on your exam!!! EE Honor Code applies

3 What is on the exam  Look at website and topic of lectures Course Intro VHDL Introduction Data Paths 1 & 2 Language Overview I, II, and III Attributes Modeling of leaf units using a dataflow modeling style Know the difference in behavioral modeling, structural modeling, an ARCHITECTURE with only concurrent signal assignment statements in it, etc. Basic concepts of timing and signal updating. Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU3

4 Modeling  The dataflow style Concurrent signal assignment Selected signal assignment Conditional signal assignment  Structural The component declaration Component configuration Component instantiation Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU4

5 Timing simulation cycle/resolution  Understand the simulation cycle and updating the projected output waveform  Know what a driver is and its significance  Know VHDL resolution  Know the state machine design methodology  Know the IEEE floating point standard How to convert from base 10 to floating point representation and how to convert back. Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU5

6 Transactions  Know the difference between transactions and events.  Know the difference between signals and variables. Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU6

7 Know datapath operation  Concept of dual ported registers  The difference between accumulator architectures and a general register configuration. Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU7

Download ppt "Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Midterm Exam Notes."

Similar presentations

1/8/2007 - 27 VerilogCopyright 2006 - Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.

1/8/ VerilogCopyright Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)

1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)
VHDL Refresher ECE 437 April 13, 2015 Motivation ECE 337 is a prerequisite But… –You may have taken 337 a few semesters previous –Breaks causes memory.

VHDL Refresher ECE 437 April 13, 2015 Motivation ECE 337 is a prerequisite But… –You may have taken 337 a few semesters previous –Breaks causes memory.
L7 – Derivation of State Graphs and Tables – Moore Machines.

L7 – Derivation of State Graphs and Tables – Moore Machines.
Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.
L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.
1/8/2007 - L17 Resolved SiganlsCopyright 2006 - Joanne DeGroat, ECE, OSU1 Resolved Signals What are resolved signals and how do they work. Resolution???

1/8/ L17 Resolved SiganlsCopyright Joanne DeGroat, ECE, OSU1 Resolved Signals What are resolved signals and how do they work. Resolution???
Why Behavioral Wait statement Signal Timing Examples of Behavioral Descriptions –ROM.

Why Behavioral Wait statement Signal Timing Examples of Behavioral Descriptions –ROM.
VHDL Intro What does VHDL stand for? VHSIC Hardware Description Language VHSIC = Very High Speed Integrated Circuit Developed in 1982 by Govt. to standardize.

VHDL Intro What does VHDL stand for? VHSIC Hardware Description Language VHSIC = Very High Speed Integrated Circuit Developed in 1982 by Govt. to standardize.
ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)
9/15/09 - L25 Registers & Load Enable Copyright 2009 - Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
IAY 0600 Digitaalsüsteemide disain Event-Driven Simulation Alexander Sudnitson Tallinn University of Technology.

IAY 0600 Digitaalsüsteemide disain Event-Driven Simulation Alexander Sudnitson Tallinn University of Technology.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
1/8/2007 - L20 Project Step 8 - Data Path Copyright 2006 - Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
L26 – Datapath ALU implementation

L26 – Datapath ALU implementation
1/8/2007 - L23 Project Step 9 - Sequential Machine Copyright 2006 - Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
L16 – VHDL for State Machines with binary encoding.

L16 – VHDL for State Machines with binary encoding.
2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.

2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.
1/8/2007 - L7 Project Step 3Copyright 2006 - Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.

1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.

Similar presentations

Ads by Google