A low-noise low-voltage continuous-time  modulator with digital compensation of excess loop delay Dr.S.Mehdi Fakhraie By: Mehrdad Ghobady.

Slides:



Advertisements
Similar presentations
Digital Control Systems INTRODUCTION. Introduction What is a control system? Objective: To make the system OUTPUT and the desired REFERENCE as close as.
Advertisements

Husheng Li, UTK-EECS, Fall  An ideal low pass filter can be used to obtain the exact original signal.
Decimation Filter A Design Perspective
©Alex Doboli 2006  Analog to Digital Converters Alex Doboli, Ph.D. Department of Electrical and Computer Engineering State University of New York at.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 14.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
Analog to Digital Converters (ADC) 2 ©Paul Godin Created April 2008.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 14.
The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
DIGITAL SYSTEMS TCE INTERFACING WITH ANALOG DEVICES (Week 12)
Broadcom Proprietary & Confidential. © 2009 Broadcom Corporation. All rights reserved. Input Programmable Gain Amplifier (PGA) Design.
Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez.
EET260: A/D and D/A converters
1 Alireza Mahmoodi and Dileepan Joseph University of Alberta, Canada Optimization of Delta-Sigma ADC.
Neurotransmitters and their Detection Introduction Design Testing Application Conclusion.
PWM Audio Amplifiers Zhiming Deng Chinwuba Ezekwe Dimitrios Katsis.
Analog-to-Digital Converters Prepared by: Mohammed Al-Ghamdi, Mohammed Al-Alawi,
Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Science is organized knowledge. Wisdom is organized life.
The World Leader in High Performance Signal Processing Solutions Audio ADC/DACs Primer David Hossack.
Ph. Farthouat CERN ELEC 2002 ADC 1 Analog to Digital Conversion  Introduction  Main characteristics –Resolution –Dynamic range –Bandwidth –Conversion.
Data Acquisition. Data Acquisition System Analog Signal Signal Conditioner ADC Digital Processing Communication.
Lecture 4: Sampling [2] XILIANG LUO 2014/10. Periodic Sampling  A continuous time signal is sampled periodically to obtain a discrete- time signal as:
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
Digital Communication Techniques
Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.
EE 445S Real-Time Digital Signal Processing Lab Spring 2014 Lecture 11 Data Conversion Slides by Prof. Brian L. Evans, Dept. of ECE, UT Austin, and Dr.
Over-Sampling and Multi-Rate DSP Systems
T Digital Signal Processing and Filtering
EE 350 / ECE 490 Analog Communication Systems 2/23/2010R. Munden - Fairfield University 1.
Signal ProcessingES & BM MUET1 Lecture 2. Signal ProcessingES & BM MUET2 This lecture Concept of Signal Processing Introduction to Signals Classification.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 08-Sept, 98EE421, Lecture 11 Digital Signal Processing (DSP) Systems l Digital processing.
ECE 4371, Fall, 2014 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Review for Midterm #2 Wireless Networking and Communications Group 14 September 2015 Prof. Brian L. Evans EE 445S Real-Time Digital Signal Processing Laboratory.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
Filters and Delta Sigma Converters
INTERFACE WITH ANALOG WORLD
10/6/2015 3:12 AM1 Data Encoding ─ Analog Data, Digital Signals (5.3) CSE 3213 Fall 2011.
Professor: Dr. Miguel Alonso Jr.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
- 1 - YLD 10/2/99ESINSA Tools YLD 10/2/99ESINSA Filters Performances A filter should maintain the signal integrity. A signal does not exist alone.
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
CHAPTER 3 DELTA MODULATION
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
ECE 4371, 2009 Class 9 Zhu Han Department of Electrical and Computer Engineering Class 9 Sep. 22 nd, 2009.
Chapter 6: Frequency Domain Anaysis
Software Defined Radio PhD Program on Electrical Engineering Sampling Theory and Quantization José Vieira.
Delta modulation DM DM is a simple modulation scheme used to transmit one bit per sampling frequency In DM the analog information signal is oversampled.
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Continuous Time Domain Filters
Meghe Group of Institutions
Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time  converters and the effects of analog circuits on loop stability.
Delta Modulation Professor: Dr. Miguel Alonso Jr..
Chapter 6 Discrete-Time System. 2/90  Operation of discrete time system 1. Discrete time system where and are multiplier D is delay element Fig. 6-1.
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
디지털제어 강의실 : 담당교수 : 고경철(기계공학부) 사무실 : 산학협력관 105B 면담시간 : 수시
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
Lattice Struture.
Chapter 3 Sampling.
DIGITAL CONTROL 목 차 1. Introduction to Digital Control System
High Resolution Digital Audio
Oversampling A/D Conversion
Lecture 3: Delta Modulation (DM) 1nd semester
Chapter 6 Discrete-Time System
Fixed-point Analysis of Digital Filters
Presentation transcript:

A low-noise low-voltage continuous-time  modulator with digital compensation of excess loop delay Dr.S.Mehdi Fakhraie By: Mehrdad Ghobady

Introduction Quantization Error and Oversampling Decimation Process Delta Modulation Sigma-Delta Modulation Sigma-Delta Modulator Architecture Performance Summary References Outline

Introduction The performance of digital signal processing and communication systems is generally limited by the precision of the digital input signal which is achieved at the interface between analog and digital information. Sigma - delta modulation based analog -to- digital (A/D) conversion technology is a cost effective alternative for high resolution (greater than 12 bits)converters which can be ultimately integrated on digital signal processor ICs.

Fig.1:Compare of Speed and Resolution[3]

Fig.2:Conventional Analog-to-Digital Conversion Process[2]

Fig.3:Spectra of Analog and Sampled Signals[2]

Quantization Error and Oversampling Nyquist rate A/D converter Oversampling A/D converter Fig.4:Frequency Response of Analog Anti-Aliasing Filters[2]

Fig.5:Simple Example of Decimation Process[2] Decimation Process

Delta Modulation Fig.6:Delta Modulation and Demodulation[2]

Sigma-Delta Modulation Fig.7:Derivation of Sigma-Delta Kodulation from Delta Modulation[2]

Sigma-Delta Modulation Fig.8:Block Diagram of Sigma-Delta Modulation[2]

S-Domain Analysis of Sigma Delta Modulator Fig.9:S-Domain Analysis[2]

Block Diagram of First-Order Sigma-Delta A/D Converter Fig.10:First-Order Sigma-Delta Converter[2]

Sigma-Delta Modulator Architecture Fig.11:Sigma-Delta Modulator Architecture[1]

The noise transfer function (NTF) has a pair of complex zeros judiciously chosen to maximize the SQNR in the bandwidth of interest,and created by the local feedback. The poles of the modulator (coefficients ai) represent 3rt order approximation. Feedforward paths (coefficients bi) are used to reduce the dynamics at the output of the first integrator,thus improving the overall linearity of the modulator.

Table.1:Performance Summary of Sigma-Delta Modulator[1] Performance Summary

[1] Paul Fontaine, Ahmed N.Mohieldin, Abdellatif Bellaouar,” A Low- Noise Low-Voltage CT Delta-Sigma Modulator With Digital Compensation of Excess Loop Delay, “ JSSCC [2] Sangil Park, “ Principles of Sigma-Delta Modulation for Analog- to-Digital Convertors”, MOTOROLA. [3] David Jarman, “A Brief Introduction to Sigma-Delta Conversion”,1995. References