Timepix Telescope Plans Proposed Work Packages for the Timepix Telescope Richard Plackett CERN, 8 th December 09.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Developing the Timepix Telescope Planning a Future Timepix Telescope Richard Plackett – VELO Testbeam Meeting CERN, 7th October 09.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
1 Pixel readout for a LC TPC LCWA 2009 – Detectors Tracking session 30 September 2009 Jan Timmermans On behalf of the Bonn/CERN/Freiburg/Nikhef/Saclay.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Shelf Management & IPMI SRS related activities
Integrated test environment for a part of the LHCb calorimeter TWEPP 2009 Carlos Abellan Beteta La Salle, URL 22/9/2009TWEPP09 Parallel session B2a - Production,
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
1 The SpaceWire Internet Tunnel and the Advantages It Provides For Spacecraft Integration Stuart Mills, Steve Parkes Space Technology Centre University.
-1- Current Telescope Strengths High resolution (~2.5um) Adaptability Ease of use – Currently borrowed by SPS collimator group Weaknesses Small number.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Dec 8-10, 2004EPICS Collaboration Meeting – Tokai, Japan MicroIOC: A Simple Robust Platform for Integrating Devices Mark Pleško
SITRA Test beams Simulations Zdeněk Doležal Charles University Prague Annual EUDET meeting Munich October 2006.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
DESY test beam (DAQ integration, measurement plans, analysis) Mathieu Benoit.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
LHC Collimation Project Integration into the control system Michel Jonker External Review of the LHC Collimation Project 1 July 2004.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013David Cussans, AIDA WP9.3, DESY1.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 Some results with NIKHEF Ingrids at DESY test beams EUDET Annual meeting 29 September 2010 Jan Timmermans NIKHEF/DESY.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Testbeam Post Mortem Immediate reflections on successes and failures Richard Plackett – University of Glasgow VELO Upgrade.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
BPM stripline acquisition in CLEX Sébastien Vilalte.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
ARUN S CS-7 NO:6. HIGH SPEED OPTICAL CABLE TECHNOLOGY HIGH BANDWIDTH UNIVERSAL CONNECTOR SUPPORTS MULTIPLE PROTOCOLS  10Gb/s to 100Gb/s  single universal.
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
1 ALARMLINC. 2 OVERVIEW Expanding Situational AwarenessOVERVIEW.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
14.4. Readout systems for innovative calorimeters
ControlLogix Portfolio
Pixel panels and CMOS Read-out electronics
Status of the Merlin Readout System
TIMEPIX TESTBEAM TELESCOPE FOR AIDA
Timepix for the AIDA Telescope
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
Trigger status Fan-out Trigger processor
Command and Data Handling
FPGA Vinyl to Digital Converter (VDC)
Presentation transcript:

Timepix Telescope Plans Proposed Work Packages for the Timepix Telescope Richard Plackett CERN, 8 th December 09

-2-Outline Telescope Outline Timeline and Dependencies Technical Details and Progress More Technical Details Further Technical Details Questions?! I will discuss the DUT systems in far less depth than they deserve… Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-3- Telescope Overview Completely compatible with AIDA proposal Tasks to complete the Timepix Telescope Timescale : To work in April Telescope Arms RELAXD with Timepix (NIKHEF/PAN) Interface Board New Chip Boards Mechanics Services – PSU, timing outputs, cooling PMTs/Scintillators Pixelman/other software (Prague) Timing Unit FPGA Development Board Enclosure (NIM) Programmable Switch? Software Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-4- Very Parallel Project Independent Packages (i.e. will work with current telescope) RELAXD Readout Timing Unit New Chip Boards Pixelman software updates Coupled Packages (need other parts to be useful) Mechanics needs RELAXD Services heavily linked to Mechanics Scintiallators linked to Mechanics and Timing unit Timing unit software linked to timing unit Programmable switch linked to RELAXD and Timing Unit DUT(s) Mechanics Electronics and Readout Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-5- Timing and Responsibility PackageTimeDepends on..Who Arm~3 months RELAXD2 monthsNIKHEF Interface Board2 monthsRELAXDCERN (Medipix) Chipboard2 monthsCERN (Medipix) Mechanics2 monthsRXD, Int, Serv Services2 monthsRXD, Int, Mech Pixelman1 monthCERN (Medipix) PMTs2 weeksMech, Timing Timing Unit~3 months FPGA Program3 months Enclosure2 weeksFPGA program Software2 monthsFPGA program DUT SystemsSantiago Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-6-Timeline PackageDecJanFebMarch ArmAssemble RELAXD Interface BoardBegin Design Finalize Design ProductionDelivery ChipboardDesignProductionDelivery MechanicsSpecifyDesignProductionDelivery ServicesSpecifyDesignProductionDelivery PixelmanWorking Complete PMTsPurchase Timing Unit FPGA ProgramSpecifyProgram Test EnclosureSpecifyPurchaseConstruct SoftwareSpecifyProgram Test Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-7- Timepix Telescope Overview RELAXD Timing Unit DUT+ readout RELAXD Timing Signals collected by a timing unit provide flexible software synchronisation Telescope arms and timing unit read back to PC via Ethernet Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-8-Arms RELAXD Interface Power Cooling Photomultipliers Enclosure – light shading but not light tight Local 12V Power Supply Exchange of NIM and ethernet signals New Chipboards New Interface Board Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-9- Timing Unit Provides Syncronisation signals depending on operation mode Sends and Records shutters and scintillator coincidences Used to integrate timing of external devices Will drive Data back over Ethernet Control will eventually be integrated into Pixelman plugin Could be combined with programmable switch into a single box or module Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-10- Flex or Cable link to RELAXD interface board ‘Finger’ Board PCBs Data IO – Backward compatibility with current chipboards SCSI connector Link to current MUROS and USB systems for testing Long distance rad hard link to a readout system for SPS Robust Samtec connector incorporating HV Low mass ‘finger’ to reduce scattering with chip cutout Accurate mounting holes CERN rad hard power regulators Removable test pulse mezzanine board 80mm? Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-11-RELAXD 150Hz quad readout under development by NIKHEF Medipix2 and Medipix3 readout demonstrated Timepix readout and rate optimisation underway External shutter working Prototype at CERN Power Regulator Board generates digital analog and sensor voltages from 12V supply Interface Board/Quad Readout Board with Ethernet Power Regulator Board Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-12- Interface and Flexible Connectors RELAXD designed to read a Quad not 4 independent chips Need an interface and short flexible links Needs to be completed rapidly as potential problems with signal transmission need to be overcome CERN group will take this on as very coupled with the chipboard design. Interface Board Readout Board Power Regulator Flexible Couplings Timepix Chip Boards Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-13- ARM Mechanics Required to mount, protect and position four telescope planes Chipboards, RELAXD, Services and PMTs / Scintillators need to be integrated Chipboard mounting needs to be accurate Mounting to external hardware to be as universal as possible Needs to be relatively robust External alignment targets and references to chip position (clear plastic targets?) Needs to shade from light but not be ‘dark’ Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-14- Services (electronics etc for Arms) The Arm Mechanics need to support some services Cooling – fan cooling will require airflow, possibly temperature monitor and external port? Timing Signals – one or more timing signals from chipboards/interface routed to external port Trigger/shutter signals to RELAXD will require external ports Power supply 240V mains to 12V dc for RELAXD external power input port Ethernet – RELAXD ethernet may need to be rerouted to external port depending on design of mechanics Lots of small things heavily dependent on RELAXD and Mechanics Not all a strongly required but will make it into a nice package Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-15- PMTs + Scintillators Each arm ought to be capable of mounting a PM pair to provide fast timing and ‘triggers’ Will take HV from NIM crate and send standard PM signals back Coincidence area to be compatible with Telescope Active area Relatively little work as mostly off the shelf parts Consider making separate mechanics add-on for arms Coupled to mechanics and timing unit (to some level) Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-16- DUT Issues Will require a stage system similar to the current one to rotate and align DUTs Some programming work needed on current system to make it safe to use with various mechanics Mechanics development for new sensors and chipboards Integrating readout for Timepix/Medipix3 based DUTs easy with 3 rd RELAXD board, Beetle based devices will be harder and will make heavy use of timing unit for synchronisation Cold box for irradiated DUTs and integration with arms… Multiple DUTs for fast changeovers as we hope to be running ~100 times faster than last summer… Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-17- Timing Unit FPGA Board Looks possible with FPGA Development board Already purchased Stratix2 with Nios2 embedded processor architecture to drive IP link Need to provide accurate timing information 20ns quite easy, 1ns possible Better than 1ns needs to drive CERN Nino chip (future) Ethernet Readout Eventually will drive shutter signals to control system remotely from pixelman Probably 3 months work to get to working system Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-18- Timing Unit Software Some simple software required to save data received from timing unit for basic operation More advanced software to control modes of system easily should probably be integrated to Pixelman as a plugin Need to define modes of operation early to ease development... Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-19- Pixelman Update Pixelman is being updated by Medipix group to better handle multiple chips Display – docking multiple previews and controls Operating system compatibility – Windows, Mac, Linux Data File Structure – fewer files for each run Moving to RELAXD is also a benefit as only 2 systems to start Some specific Testbeam Plug-in would be helpful but not essential Work is well underway now and is being finalised and tested Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-20- Programmable Switch or PC ? It would be beneficial to only run one ethernet cable back to the readout PC in the barracks RELAXD and Timing Unit will probably require a programmable gigabit switch to send data as ethernet protocols are not very advanced Programmable switches like this can be purchased off the shelf but we need to investigate more to ensure this solution would work Would it be better to just have a PC with 4 Ethernet cards in the area as before? Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-21- Question? - Operational Modes There are a number of ways we could run the timing unit, we can process scintillator coincidence data in real time We can drive the shutters with a signal generated by the FPGA We can suppress data outside beam spill We can run for a predetermined number of triggers and close the shutter We can run a burst of triggers and then wait We can run with an external shutter We can program delays and set modes remotely These options give a large number of permutations which need to be discussed What do we want to do with the system? Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes

-22-Conclusions There is still a lot to do Many tasks are decoupled from one another Getting the full thing for April will be very hard work At all times we will always have what we had before (and more) We cant go backwards Delivering any of the decoupled systems brings a benefit to the quality of the system and the data. Overview Arms Chipboard RELAXD Interface Mechanics PMTs DUTs Timing Unit Pixelman Data Flow Modes