DAQ Software for Mini-2 Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University of Arizona.

Slides:

Advertisements

Similar presentations

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.

Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.

SolidWorks layout MMFE-8 1 FPGA. MMFE-8 PCB 2 MMFE_8 w/ FPGA Block Diagram Artix XC7A200T- 2FBG676Cv VMM 1.2 VDC_Analog VMM 1.2 VDC_Digital FPGA 1.8/1.2/1.0.

Kabuki 2800 Critical Design Review 19 October 2006.

Mainz: Contributions to the LArg-Calorimeter Purity monitoring of the liquid argon and temperature measurement in the three cryostats - Old electronics.

MMFE-8 Status at Arizona Kenneth Johns, Charlie Armijo, Will DeCook, Andy Dowd, Kade Gigliotti Bill Hart, Sarah Jones University of Arizona.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.

The TrainBuilder ATCA Data Acquisition Board for the European XFEL The TrainBuilder ATCA Data Acquisition Board for the European-XFEL John Coughlan, Chris.

Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.

Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.

Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.

SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.

1 20/02/12 SRS News SRU Revision, New Hybrids, DTC, Firmware, … Sorin Martoiu, CERN PH/DT SRS News, Sorin Martoiu, CERN 2012, 9th RD51 Collaboratin Meeting.

PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.

Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.

University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.

SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)

CaRIBOu Hardware Design and Status

Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

STGC Trigger Demonstrator sTGC Trigger Demonstrator ATLAS Israel Annual Meeting 30 December 2012 Lorne Levinson, Julia Narevicius, Alex Roich, Meir Shoa,

SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Edward Freeman CCLRC ESDG Optical Data Acquisition Development EID forum 12th October 2005 By Edward Freeman.

Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.

Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.

Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.

SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

Damper board (redux) SHARC overview Bill A. May 17, 2004.

FELIX Design FELIX Design Upgrades of detector readout meeting 9 June 2014 Lorne Levinson, for the FELIX group Upgrades of detector readout meeting, 9.

IPbus A method to communicate with cards over Ethernet 1.

Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.

FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.

FPGA Ethernetlink to DAQ level translation SMA/ LEMO RJ45 TLU Virtex 6 6 HDMI fanout HDMI OUT e.g. DCC-fanout HDMI IN Xilinx ML605-Board global clock trigger.

Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.

OTC/Carrier Firmware and Integration Kenneth Johns, Bill Hart, Andy Dowd, Charlie Armijo, Kalya Niu University of Arizona John Hobbs, Dan Boline, Chuck.

Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.

Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.

E. Hazen -- CMS Week HCAL Back-End MicroTCA Upgrade Status E. Hazen Boston University.

E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- xTCA IG1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.

E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

AMC13 Project Status E. Hazen - Boston University

The Jülich Digital Readout System for PANDA Developments

Data and Control link via GbE

Test Boards Design for LTDB

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

“FPGA shore station demonstrator for KM3NeT”

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

PRAD DAQ System Overview

E. Hazen - Back-End Report

Baby-Mind SiPM Front End Electronics

AMC13 Status Report AMC13 Update.

Iwaki System Readout Board User’s Guide

Ewald Effinger, Bernd Dehning

Testing and Configuration for VMM1 on the mini-MMFE

FrontEnd LInk eXchange

What does this packet do?

GMA Gas detection system

Readout Systems Update

Presentation transcript:

DAQ Software for Mini-2 Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University of Arizona 12/21/20131

Configuration and Readout of Mini-2 using GLIB ver. 3 2 SFP+ GbE (UDP packets) Mini-2, containing 1 VMM ASIC miniSAS cables and SMA cables Custom S6-FMC The Virtex 6 contains the logic to configure and readout the VMM OTS FMC is used to digitize analog VMM data GbE (RJ-45) IN: Configuration String and Commands OUT: UDP packets to MATLAB PCIe IPBus via μTCA (UDP packets) 12/21/2013

DAQ Software for Mini-2 IPBus 1.3 Works as fabric for GLIB v3 Firmware System Core – Wishbone No overall IPBus packet header Works with PyChips which is no longer supported UDP Low overhead Easy to build client/server in software Packets can be received out of order and/or lost Use firmware to build UDP packets or use Microblaze Matlab Works well with UDP packets Easy to set up Runnable Histograms 12/21/20133

Configuration is via Python GTK gui using PyChips. Transactions with registers via IPBus/Wishbone bridge DAQ Software for Mini-2 12/21/20134

5 GLIB ver. 3 Firmware Architecture With IPBus 1.3 and PyChips 12/21/2013

DAQ Software for Mini-2 IPBus 2.x A Better UDP protocol Combined Firmware and Software Uses UDP w/ IPBus 32bit header* Packet numbering, etc. Better than UDP alone with less overhead than TCP Requires RARP (Reverse Address Resolution Protocol) Software updates are automatically downloaded Requires a non-trivial rebuild of the GLIB v.3 Firmware System Core Firmware examples for other Xilinx boards exist Appears to be the future for ATLAS 12/21/20136

7 IPBus Packet Header Transaction Header DAQ Software for Mini-2 IPBus Packet Type

NET gt_clkp LOC=M6 | DIFF_TERM=TRUE | TNM_NET=gtpclk; NET gt_clkn LOC=M5 | DIFF_TERM=TRUE; -- MGTREFCLK1, Bank LVDS CLK INST eth/*/gtxe1_i LOC=GTXE1_X0Y9; -- V1, V2, W3, W4 -- PCIe pins, Bank 114 NET leds LOC=AF31 | IOSTANDARD=LVCMOS25; -- on NET leds LOC=AB25 | IOSTANDARD=LVCMOS25; -- heartbeat NET leds LOC=AC25 | IOSTANDARD=LVCMOS25; -- off # interface between FPGA and CPLD NET "v6_cpld[0]" LOC = AE32 ; # IO_L14N_VREF_13 NET "v6_cpld[1]" LOC = AB27 ; # IO_L15P_13 NET "v6_cpld[2]" LOC = AC27 ; # IO_L15N_13 NET "v6_cpld[3]" LOC = AG33 ; # IO_L16P_13 NET "v6_cpld[4]" LOC = AG32 ; # IO_L16N_13 NET "v6_cpld[5]" LOC = AA26 ; # IO_L17P_13 IPBus 2.x GLIB Virtex 6 Pinout (.ucf) 12/21/20138

9 GLIB ver. 3 Firmware Architecture With IPBus 1.3 and PyChips With IPBus 2.x 12/21/2013

One can use Xilinx V7 or K7 boards in place of the GLIB (Virtex 6) Output data are UDP packets over GbE Readout software options – MATLAB (AZ) – QT (G. Iakovidis/NTUA) – LabVIEW (BNL?) DAQ Software for Mini /21/2013

11 Questions?