Projekt „ESSNBS“ Niš, November 4 th – 7 th, 2012 - 1 - DAAD Design and Simulation of Multiplexer Cell Resistant to Side Channel Attacks.

Slides:



Advertisements
Similar presentations
- 1 -Niš, Serbia, November 11 th - 14 th, 2010 Projekt ISSNBS DAAD Deutscher Akademischer Austausch Dienst German Academic Exchange Service NEW HYBRID.
Advertisements

10.1 Introduction Chapter 10 PID Controls
Fig Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.
MOTION CONTROL ECE 105 Industrial Electronics Engr. Jeffrey T. Dellosa College of Engineering and Information Technology Caraga State University Ampayon,
ELECTRIC DRIVES Ion Boldea S.A.Nasar 1998 Electric Drives.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CP208 Digital Electronics Class Lecture 11 May 13, 2009.
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
1 Authors: MILENA STANOJLOVIĆ PREDRAG PETKOVIĆ LABORATORY FOR ELECTRONIC DESIGN AUTOMATION Faculty of Electronic Engineering University of Nis.
Memory and Programmable Logic
Module 7 Hardware. Introduction Switches are the basic blocks of computer hardware. We build increasingly complex hardware from these simple switches.
AC circuit analysis Procedures to solve a problem –Identify the sinusoidal and note the excitation frequency. –Covert the source(s) to phasor form –Represent.
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
Copyright © Cengage Learning. All rights reserved. CHAPTER 2 THE LOGIC OF COMPOUND STATEMENTS THE LOGIC OF COMPOUND STATEMENTS.
Digital CMOS Logic Circuits
EE42/100 Lecture 9 Topics: More on First-Order Circuits Water model and potential plot for RC circuits A bit on Second-Order Circuits.
By Praveen Venkataramani Vishwani D. Agrawal TEST PROGRAMMING FOR POWER CONSTRAINED DEVICES 5/9/201322ND IEEE NORTH ATLANTIC TEST WORKSHOP 1.
Logic Gate A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. The output signal appears only.
Logic Optimization Mohammad Sharifkhani. Reading Textbook II, Chapters 5 and 6 (parts related to power and speed.) Following Papers: –Nose, Sakurai, 2000.
Figures for Chapter 6 Compression
Projekt „ISSNB“ Nis, October DAAD Deutscher Akademischer Austausch Dienst German Academic Exchange Service PC-Based RLC Meter Mare Srbinovska,
SEMIC Analog Voltage Inverter Drive for Capacitive Load with Adaptive Gain Control Sun-Ki Hong*, Yong-Ho Cho*✝ , Ki-Seok Kim*, Tae-Sam Kang** Department.
Memory and Programmable Logic
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD An Educational Electronic Prototype System for Phase-Locked Loop Based Circuits Eltimir Stoimenov.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
Low-Power Wireless Sensor Networks
Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse.
Abdullah Aldahami ( ) Feb26, Introduction 2. Feedback Switch Logic 3. Arithmetic Logic Unit Architecture a.Ripple-Carry Adder b.Kogge-Stone.
1 An FPGA-Based Novel Digital PWM Control Scheme for BLDC Motor Drives 學生 : 林哲偉 學號 :M 指導教授 : 龔應時 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL.
Chapter 07 Electronic Analysis of CMOS Logic Gates
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
TRANSISTOR TUNED AMPLIFIERS. Inroduction  Sometimes it is desired that an amplifier should amplify either a single frequency or a narrow band of frequencies.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
LOGIC GATES.
Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.
UNIVERSITY OF ROSTOCK Institute of Applied Microelectronics and Computer Science Single-Rail Self-timed Logic Circuits in Synchronous Designs Frank Grassert,
A paper by: Paul Kocher, Joshua Jaffe, and Benjamin Jun Presentation by: Michelle Dickson.
Introduction to MicroElectronics
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
Antenna Arrays and Automotive Applications
Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Wireless Measurement System for Environmental Monitoring and Control MM. Srbinovska, V. Dimcev,
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
1 Binary Signals Logic gate circuits are designed to input and output only two types of signals: “high” (1) and “low” (0), as represented by a variable.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
LOGIC GATES. INTRODUCTION TO LOGIC GATES Boolean functions may be practically implemented by using electronic gates. The following points are important.
Orest Lozynskyi , Yaroslav Paranchuk, Oleksii Kobylianskyi
Boolean Algebra & Logic Gates
Automated power Factor Correction and Energy Monitoring System
Digital Integrated Circuits for Communication
Logic Gates.
Xin Fang, Pei Luo, Yunsi Fei, and Miriam Leeser
Introduction Molecules: made up of atoms of individual elements.
Computer Architecture CST 250
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
DC Choppers 1 MH1032/brsr/A.Y /pe/DC CHOPPERS
Waveforms & Timing Diagrams
Amplifiers Classes Electronics-II
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Binary Logic.
Copyright © Cengage Learning. All rights reserved.
Digital Electronics and Logic Design
Presentation transcript:

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Design and Simulation of Multiplexer Cell Resistant to Side Channel Attacks

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD  Introduction  NSDDL method  MUX2x1 NSDDL cell  Conclusion Content

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Data protection is very important in everyday life and for that reason cryptography received a significant position. Important information, such as secret keys, can be obtained by observing the power consumption, the electromagnetic radiation, the timing information etc. Common to all these methods is analysis of information that leaks from physically implemented hardware. Introduction

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Cells resistant to SCA (Side Channel Attacks) are based on the idea that each combination of input signals results in the same power consumption. This is possible when every logic cell has the counterpart that will react complementary. Therefore every cell has two outputs denoted as true and false. The hardware is doubled, but the effect of masking the true function of the cell is gained. NSDDL method

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD NSDDL method is based on the three phase clocking. This is achieved by using a dynamic NOR circuit (DNOR). It is the integral part of the control logic and NSDDL cells. The first phase named pre-charge is aimed to drive all outputs (true and false) of all logic cells go to high logic level. In the second phase, known as evaluation phase true outputs takes desired value and false output takes the complementary value. The third phase is named discharge because all outputs go to the low logic level. NSDDL method Fig. 1. DNOR circuit Fig. 2. Time waveforms of control signals for DNOR cell

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Block diagram of MUX2x1 NSDDL cell is presented in figure 3. Observing this figure one can see that these blocks have the same structure. It consists of two DNOR cells and one MUX2x1. The number of input and output signals in these blocks is the same but input signals are sorted differently. In the False block, inputs A and B exchange their positions because true and false output signals in evaluation phase must be complementary. That is seen in Table I. MUX2x1 NSDDL cell NSDDL Mux2x1 TrueFalse A/BSelOIMOEVALB/ASelOIMOEVAL 0/0010 (A)1/1101 (A) 0/1010 (A)0/1101 (A) 0/0110 (B)1/0001 (B) 1/1101 (B)0/0010 (B) Fig.3 Block scheme of MUX2x1 NSDDL cell Table I Truth table for NSDDL MUX2x1 cell

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Comparing IDD waveforms for NSDDL and standard cell, for the same input signals, one can see very clear difference. Supply current of MUX2x1 NSDDL has regular pattern independent on output logic states, contrary than a supply current of standard cell. Fig. 4 Waveforms of characteristic signals in NSDDL and standard MUX2x1 cell Waveforms in figure 4 present in top down direction: excitation voltages A and B (1st and 2nd), Discharge and Pre- charge control signals (3rd and 4th), selection signal (5th), IDD and output voltage of NSDDL cell (6th and 7th), and IDD and output voltage for standard MUX2x1 cell (8th and 9th).

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD To quantify resistivity to SCA we have adopted a measure based on computed integral of consumed pow er in time (energy) according to (1). (1) Energy consumption is observed during one cycle of input signal change. For MUX2x1 NSDDL this cycle lasts for all three operational phases. In order to get better insight into behavior of both cells we derived the following parameters from the simulation results: - maximum energy (E max ), - minimum energy (E min ) - average energy (E av ) - relative difference in respect to E av - standard deviation - Normalized Standard Deviation (NSD) in respect to E a v

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD AB E STD [J]E NSDDL [J] 1↑ -2.57E E-12 ↓ E E-12 ↑ E E-12 1↓ -4.02E E-12 ↓↑ -7.66E E-12 ↑ E E E E-12 ↓↓ -6.12E E-12 ↑↑ -2.50E E E E-12 E max [J]3.66E E-12 E min [J]-7.66E E-12 E av [J]-3.33E E-12  E [%]  [J] 2.37E E-14 NSD[%] Table II Characteristics comparison of standard and NSDDL MUX2x1 cell As a measure of SCA resistance we considered normalized standard deviation. The total improvement of the resistivity to SCA in comparison with standard multiplexer cell is about 60 times in favor to MUX2x1 NSDDL cell.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Fig.5 Layout of SCA resistant MUX2x1 cell Fig.6 Energy consumption during ten cycles of input signal change for both cells Figure 6 shows profile of energy consumption during ten cycles of input signal change for both cells. Standard MUX2x1 cell characterize lower average energy and considerable dispersion of values corresponding to particular input signal combinations. Oppositely, the energy profile of MUX2x1 NSDDL cell shows no deviation and is very uniform.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Conclusion This paper presents simulation results that prove resistance of MUX2x1 cell designed by NSDDL method to side channel attack. The resistance to SCA was monitored through energies required for output transition under different combination of input signal. The cell is resistive if all changes require the same energy. As a measure for a cell resistance to SCA we considered standard deviation normalized to the average energy (NSD). NSDDL cell has NSD nearly 1%. This is 60 times less with regard to standard cell. This is sufficient to conclude that MUX2x1 NSDDL cell is immune to SCA.

Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD Thank you for attention