Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

Slides:



Advertisements
Similar presentations
Pulleys at an Angle. FBD-S m 1 = 100 kg m 2 = 300 kg 30° vivi 0 t10 s θ30° µ0 m1m1 100 kg m2m2 300 kg No Friction.
Advertisements

$100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300.
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Version: :08 CET Trig (10 to 30 Hz) DAQ ready event Start event bunches End event 0 ms ~1 ms 15 ms ~1 ms 33 to 100 ms interrupt CPU DAQ/CC.
NOVETO(1) VETO(2) NOVETO(3) VETO(4) NOVETO(5) 3T + Δt fixed decision latency T T LPD latency is fixed = VETO or NOVETO messages arrive with the.
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ
Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.
XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Bus arbitration Processor and DMA controllers both need to initiate data transfers on the bus and access main memory. The device that is allowed to initiate.
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.
UMD Jan Overview Fanout Card (in GLOBAL mode) Fanout Card (in CRATE mode) Fanout Card (in CRATE mode) Fanout Card (in CRATE mode) Unique board for.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
NS Training Hardware. System Controller Module.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,
SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)
NIKHEF 27 Feb 2007RELAXd Serial Readout Status1 RELAXd Serial Readout - Status Motherboard MASTER RELAXd Chipboard – SLAVE ADCDACsFlashPower FPGA LatticeSC15.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1.2.7 Trigger A.Nappi TB Nov 11, Digitizers ( )  Functions 25 MHZ 10 bit p.h. + 6bit time digitizers Digital processing  Flavor A: p.h.
4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.
Jump, Loop, and Call Instructions
ESS Timing System Prototype 2012 Miha Reščič, ICS
XFEL In-kind Review Committee Meeting, 11 May 2009 Parliament British Museum XFEL clock and control system In kind contribution proposal Development and.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
Do-more Technical Training
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Photon beamline crates
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
Clock MGTREFCLK VIRTEX7_A/B MGTREFCLK KINTEX7_C 110 MGT3 1 (9) 210
clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW
Digitally subtracted pulse between
Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,
Presentation transcript:

μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger + Telegram XFEL 2D Pixel C+C Overview Bunch Veto FEE

C+C Master Clock : 2 XTAL 5MHz Clock From TR Ext Clock 0 – 20MHz? Prog. Mult/Div 100MHz MPX MPX PLL FEE Clock PLL Mult Local Clock 200MHz Prog. Delay Standalone 100MHz

C+C Master Trigger + Info Trigger + Telegram From TR FEE Trigger Busy Prog. Delay External Interface Ext. Trigger + Info? Trigger Pulse Train ID Bunch Pattern LUT BPID Clock 100MHz ETrigger Pulse ? SA Trigger Pulse SA Train ID SABPID XFEL Interface Select + Process + Store Standalone Trigger + Info

XFEL 2D Pixel C+C Master/Slave