Presentation is loading. Please wait.

Presentation is loading. Please wait.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

Published byCody Forbes Modified over 10 years ago

Similar presentations

Presentation on theme: "XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,"— Presentation transcript:

1 XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

2 2 11 May 2010C+C DS90LV001 4k7 100R 2k2 100R 4k7 LVDS output +ve LVDS TEST OUTPUT -ve LVDS TEST OUTPUT DS90LV110 100pF 2 7 U44 3 6 8 12 U11 7 11 SK16 SK26 SK15 SK25 8 12 U35 7 11 CLK IN A-C Coupling & Latching Test Circuit -1-

3 3 11 May 2010C+C 100 MHz clock 1= IN+ 2= IN- 3= OUT+ latched 4= OUT- latched

4 4 11 May 2010C+C Paused Signal LONG PAUSE 3= OUT+ latched 4= OUT- latched

5 5 11 May 2010C+C Starting Signal STARTINGS IGNAL 3= OUT+ latched 4= OUT- latched

6 6 11 May 2010C+C Pseudo-Random Signal PSEUDO- RANDOM 1= TTL IN 2= OUT+ latched 3= OUT- latched

7 7 11 May 2010C+C PSEUDO- RANDOM START 1= LVTTL IN 2= OUT+ latched 3= OUT- latched Pseudo-Random Signal - Start

8 8 11 May 2010C+C DS90LV001 4k7 100R 2k2 100R 4k7 +ve LVDS TEST OUTPUT -ve LVDS TEST OUTPUT DS90LV001 100pF EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 1k +3v3 Pin 5 1 100n A-C Coupling & Latching Test Circuit -2- RJ45 2121 DS90LV028 DS90LV001 3 2 U3 6 7 3 4 U4 6 5m CAT5 cable

9 9 11 May 2010C+C National DS90LV001 800 Mbps LVDS Buffer800 Mbps LVDS Buffer Diff. Delay = 1.4ns typ.Diff. Delay = 1.4ns typ. Part-to-Part Skew = 0ps typ. / 60ps max. ( for same Vcc & temp. )Part-to-Part Skew = 0ps typ. / 60ps max. ( for same Vcc & temp. ) Fall / Rise Time = 310ps typ.Fall / Rise Time = 310ps typ. Peak-to-Peak Data Jitter = 100ps typ.Peak-to-Peak Data Jitter = 100ps typ.

10 10 11 May 2010C+C Current Tests Differential LVDS Pseudo-random signal from FPGA Development Board ( using 100 MHz clock ) 5 m of CAT5-type cable with RJ45 A-C coupling & latching test circuit -2- FPGA Development Board Differential LVDS Test Output fed back to FPGA Development Board Compare and log errors

11 11 11 May 2010C+C Future Plans Finish testing AC-coupling & Latching test circuit -2-Finish testing AC-coupling & Latching test circuit -2- Yes / No decision on balanced signals ( Manchester coding )Yes / No decision on balanced signals ( Manchester coding ) ~2 weeks Final FPGA selection ( PLL, Delays )Final FPGA selection ( PLL, Delays ) Finalise Circuit Design of C&C prototype boardFinalise Circuit Design of C&C prototype board ~ July 2010 Prototype board selection ( DESY ? / RAL ? )Prototype board selection ( DESY ? / RAL ? ) Schematic entry & layout ( RAL )Schematic entry & layout ( RAL ) ~ August - September 2010 C&C Prototype Mk.1 manufactureC&C Prototype Mk.1 manufacture ~ October 2010

12 12 11 May 2010C+C Fanout 8 TCP/ IP Local AMC Control To FEE FPGA TR / Machine etc. Signals or inputs from C&C Master Outputs to Fanouts Single Integrated Prototype Card Master PLL etc

13 13 11 May 2010C+C End…..

14 14 11 May 2010C+C μ TCA Crate Timing Receiver Crate Processor 99.3058 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout FEE 4.5139 MHz Clk Trigger + Telegram ID Bunch Veto 4 FEE 4 C+C Fanout Slave XFEL Timing Interface Other 1-20MHz? Clock Trig/Data Overview MINIMUM FANOUT REQUIREMENTS : 16 + Fanouts, expandable 3x Outputs ( diff. LVDS, STP/UTP ) 1x Input ( single line, level only )

Download ppt "XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,"

Similar presentations

0 - 0.

0 - 0.
Addition Facts 1 - 20.

Addition Facts
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R DS90LV001.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R DS90LV001.
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.

XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, 31-08-2010 RJ45 2121 5454 8787 J1 0R Shield IDC-1/A RJ45 2121 5454 8787 6363.

A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ
Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.

Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.
XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

Similar presentations

Ads by Google