Digital Electronics Chapter 7 Memory and Programmable Logic.

Slides:



Advertisements
Similar presentations
Memory and Programmable Logic
Advertisements

Random-Access Memory (RAM)
Computer Organization and Architecture
Computer Organization and Architecture
Programmable Logic PAL, PLA.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
LOGO.  Concept:  Is read-only memory.  Do not lose data when power is lost.  ROM memory is used to produce chips with integrated.
These slides incorporate figures from Digital Design Principles and Practices, third edition, by John F. Wakerly, Copyright 2000, and are used by permission.
1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.
Introduction to Chapter 12
ECE 301 – Digital Electronics Memory (Lecture #21)
Chapter 7 Memory and Programmable Logic
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
Chapter 10. Memory, CPLDs, and FPGAs
Parity. 2 Datasheets TTL:  CMOS: 
Memory and Programmable Logic
Overview Memory definitions Random Access Memory (RAM)
Chapter 5 Internal Memory
Spring 2002EECS150 - Lec19-memory Page 1 EECS150 - Digital Design Lecture 18 - Memory April 4, 2002 John Wawrzynek.
ECE 301 – Digital Electronics
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
Chapter 6 Memory and Programmable Logic Devices
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
Spring 2002EECS150 - Lec19-memory Page 1 EECS150 - Digital Design Lecture 20 - Memory April 4&9, 2002 John Wawrzynek.
EKT 221 Digital Electronics II
Memory Basics Chapter 8.
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Memory and Programmable Logic
Physics 413 Chapter 1 Computer Architecture What is a Digital Computer ? A computer is essentially a fast electronic calculating machine. What is a program.
Random-Access Memory (RAM)
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
EKT 221 : Digital 2 Memory Basics
Chapter 5 Internal Memory. Semiconductor Memory Types.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
ECE DIGITAL LOGIC DESIGN CHAPTER – VI PART 2 PLA AND MEMORY DEVICES
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
Chapter 6: Internal Memory Computer Architecture Chapter 6 : Internal Memory Memory Processor Input/Output.
Memory Cell Operation.
Semiconductor Memory Types
Memory Devices 1. Memory concepts 2. RAMs 3. ROMs 4. Memory expansion & address decoding applications 5. Magnetic and Optical Storage.
Memory Interface Every µP-based system has a memory system. All systems contain two types of memories.  Read-Only Memory (Volatile Memory)  Random Access.
Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.
Gunjeet Kaur Dronacharya Group of Institutions. Outline I Random-Access Memory Memory Decoding Error Detection and Correction Read-Only Memory Programmable.
AHMEDABAD INSTITUTE OF TECHNOLOGY
Chapter 7 Memory and Programmable Logic
Programmable Logic Devices
CENG 241 Digital Design 1 Lecture 13
Memory and Programmable Logic
Computer Architecture & Operations I
William Stallings Computer Organization and Architecture 8th Edition
EE345: Introduction to Microcontrollers Memory
حافظه و منطق قابل برنامه ریزی
William Stallings Computer Organization and Architecture 7th Edition
William Stallings Computer Organization and Architecture 8th Edition
حافظه و منطق قابل برنامه ریزی
Chapter 7 Memory and Programmable Logic
William Stallings Computer Organization and Architecture 8th Edition
//HDL Example 7-1 // //Read and write operations of memory. //Memory size is 64 words of 4 bits each. module.
Presentation transcript:

Digital Electronics

Chapter 7 Memory and Programmable Logic

Some Terminology A Memory is a device in which binary information can be stored (write) and later retrieved (read) Memory RAM PLD random access programmable memory logic device

PLD Galore... PLD ROM PAL PLA FPGA RAM loses information when the power is turned off PLD does not lose the information when the power is turned off

ROM’s R us! ROM Mask PROM EPROM EEPROM ROM is non-volatile. It does not lose the information when the power is turned off

Types of RAM RAM SRAM DRAM Static Dynamic RAM is volatile. It will lose information when the power is turned off. But DRAM needs to be refreshed every few milliseconds even when the power is on. SRAM is like a latch. DRAM is a MOS capacitor.

Random Access Memory (RAM) Address Content ………

RAM Problem A 1K x 8 RAM chip has 1024 locations (addresses). Each location stores a byte (8 bits) (a) How many address lines are on the RAM chip? (b) How many data lines are on the RAM chip? (c) What other lines are on the RAM chip?

RAM Problem (a) 10 (b) 8 (c) Read, Write, and Enable

Memory Decoding Schemes Simple Decoding: Each word (say 8 bits) is decoded by one output of a decoder. A 1K x 8 RAM would require a 10x1024 decoder. This is way too complicated! Coincident Decoding: This is 2-D decoding. Each word is at the intersection of an X-decoder and a Y-Decoder. So a 1K X 8 RAM would require two 5 X 32 Decoders. One decoder points to the column of the word and the other decoder points to the row. Much simpler! Address Multiplexing in DRAM: The column address and the row address are sent via the same address lines and latched on CAS (column address strobe) and RAS (row address strobe). This saves on the number of pins but slows down RAM access.

Hamming Code Detecting errors is easy (attach a parity bit) Correcting errors is complex and requires Hamming code with several parity bits Hamming distance between two code words is the number of single bit errors required to convert one code word to another. Example: 1101 and 1110 are a distance 2 apart n = m + r where r = parity bits, m = bits in the original data and n = total number of bits transmitted

2 r >= m+r+1 Example : For 8 ‑ bit code one needs 4 parity bits for a total of 12 bits Parity bits are bits 1, 2, 4, 8 (P1, P2, P4, P8 ) 3 = = = 2+4 P1 checks bits 3, 5, 7, 9, 11 7 = P2 checks bits 3,6,7,10,11 9 = 1+8 P4 checks bits 5,6,7,12 10 =2+8 P8 checks bits 9,10,11,12 11 = = 4+8

Problemo du Jour... Example We need to send What 12-bit Hamming word should we send?

Solution de Problemo du Jour …

Programming a 32 x 8 ROM X = Fuse intact = 1 ; otherwise fuse blown = 0

Programming a 32 x 8 ROM Example: What are the contents of memory location 11101?

Solution to 32 x 8 ROM Address location = 30 whose contents are Practice: Address has

Programmable Array Logic X = Fuse intact Blown Fuse = 1 y = A'B + CD + B'D’ Problemo: What is the Boolean Expression for w?

Solution... w = ABC' + A'B'CD'

Sequential PLD

//Memory size is 64 words of 4 bits each. module memory (Enable,ReadWrite,Address,DataIn,DataOut); input Enable,ReadWrite; input [3:0] DataIn; input [5:0] Address; output [3:0] DataOut; reg [3:0] DataOut; reg [3:0] Mem [0:63]; //64 x 4 memory (Enable or ReadWrite) if (Enable) if (ReadWrite) DataOut = Mem[Address]; //Read else Mem[Address] = DataIn; //Write else DataOut = 4'bz; //High impedance state endmodule VHDL for RAM

That’s All Folks!