I.C. Technology Processing Course Trinity College Dublin.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Wally Dream Job.
ECE/ChE 4752: Microelectronics Processing Laboratory
ECE444: Theory and Fabrication of Integrated Circuits
Lithography – Basic Concept
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Week 10a – Introduction to Semiconductors and Diodes
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
The Physical Structure (NMOS)
The Deposition Process
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Device Fabrication Example
ECE/ChE 4752: Microelectronics Processing Laboratory
Theory and Fabrication of Integrated Circuits Lecture. No. 04 Prof. Dr. Wajiha Shah.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Solid State Electronics
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction to Wafer fabrication Process
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Definition History Fabrication process Advantages Disadvantages Applications.
Farooq Ahmad Shah Manufacturing of Microprocessor.
CMOS Fabrication EMT 251.
Lecture 2 State-of-the art of CMOS Technology
Basic Planar Processes
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
1) Wafer Cleaning Oxidizing – Field Oxide
Theory and Fabrication of Integrated Circuits
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Manufacturing Process I
Substitute beer and pizza?
Wally Dream Job.
Manufacturing Process I
Elemental silicon is melted and grown into a single crystal ingot
CSE 87 Fall 2007 Chips and Chip Making
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

I.C. Technology Processing Course Trinity College Dublin

IC Processing EEE, MTG, TCD

How Silicon Wafers are produced : Czrochralski Method Susceptor (graphite)

Wafer Slicing and Polishing Silicon ingot Wafer slicing using a diamond tipped saw Wafer slice Wafer is then polished using a diamond polisher and silica slurry paste Top surface now highly polished to electronic grade

Step 1: Cleaning step Removal of surface contaminants (metal and organic) surface contaminants Oxidise the surface using Hydrogen Peroxide and Sulphuric Acid (1:1) Original Silicon surface New Silicon surface Strip off oxide using Hydrofluoric Acid (10:1) Contamination free surface ready for processing

Field Oxidation Electrical isolation between devices Mask for selective doping areas Two methods used in the oxidation of Silicon wafers Dry Oxygen Oxidation Wet Steam Oxidation Si + O 2 = SiO 2 Reaction in Pure Oxygen Si + 2H 2 O = SiO 2 +2H 2 Reaction in Steam

Dry Oxidation: Silicon after cleaning Pure Oxygen First layer of SiO 2 formed Further Oxygen atoms now have to diffuse through the top layer of SiO 2 Oxygen reacts with Silicon to form SiO 2

Wet Oxidation: Similar to Dry Oxidation Why two methods of growing oxides???? Oxide Quality Na K K Wet oxide Na/ K Mobile Charges* Trapped Charges Fixed Oxide Charges Interface Charges K Na Dry Oxide

Rate of growth Dry oxygen growth Wet Steam Growth Red line represents the growth rate of oxide in Wet Steam Difference in the consumption of silicon Difference in the thickness of oxide

Field Oxidation: Processing temperature1050C C C 5 minutes in Pure O 2 80 minutes in steam 5 minutes in pure O 2

Photolithography Photoresist is spun on Wafer is then softbaked to evaporate off the solvent 95 C for minutes Mask is placed onto the wafer Wafer is exposed to UV light through the mask Dark areas on the mask does not let the UV light through Transparent areas on the mask allows the UV light through UV light chemically changes the exposed Photoresist Remove the UV light source and the mask Develop the Photoresist in 5:1 solution water and Sodium Hydroxide. Solution etches the exposed areas only Wafer is then hardbaked to chemically change the remaining Photoresist so that it becomes acid resistant C for minutes

Etching Deal first with chemical Etching Buffered Oxide Etch 7:1 used to etch away the exposed areas of the oxide (7 minutes) Isotropic Etching - note how the oxide is etched under the protective layer Once the window is opened in the oxide, the protective layer is removed using Fuming Nitric Acid

Diffusion Controlled introduction of impurities into silicon Sources: - Solid disk source - gaseous source - liquid source - spin on dopant source Two steps involved in the diffusion of impurities - Predeposition - Drive in

Predeposition Boat Boron Disc Wafers after first step Diffusion of Boron from the Boron source disk takes place above C.

Distance into the silicon from the surface mm -3 conc. (cm ) Background concentration t1t1 Time t 1 : Boron has diffused into the silicon. The surface concentration is at the Solid Solubility of silicon t2t2 Time t 2 :Concentration at the surface remains the same but Boron has now diffused deeper into the silicon. t3t3

What is happening to the silicon? After time t 1, boron is introduced through the open windows of the oxide layer After time t 2, more boron is introduced through the windows of the oxide layer t 1< t 2< t 3 Junction depth after predeposition is about  m.

Drive-In (from a limited source) Distance into the silicon from the surface mm -3 conc. (cm )  C in a steam environment Predeposition provides the initial state for drive in t1t1 After t 1, surface concentration dropsbut the impurity diffuses into the silicon After t 2, again the surface concentration drops and the impurity diffuses further into the silicon

What is happening to the silicon? Initial state after predeposition After t 1 of drive in, the Boron diffuses further into the silicon After t 2 of drive in, again the Boron diffuses further into the silicon

Gate Oxidation Spin on photoresist Softbake Apply mask and UV light Develop and hardbake Etch in BOE for 7 minutes to prepare for Gate Oxidation Strip off the Photoresist layer using Fuming Nitric acid

Why the need for a specially grown oxide for the gate? Reducing sodium content in oxide. Why? Sodium in a gate oxide alters the threshold voltage. Na p-type 0 Volts Gate A Gate B (At elevated temperatures) 0 Volts 0.5 Volts Na 1 Volt Na depletion layer 1.5 Volts Na depletion layer widens 2 Volts Na depletion layer now at maximum 3 Volts Conduction layer formed

How is the sodium concentration reduced? Add a Cl _ ion while growing the oxide, this will react with the Na + ion to form a neutral NaCl salt that is electrically inactive. Oxide Na + Sodium Contamination Cl _

How is the Cl _ added? Oxide is grown using pure oxygen with the inclusion of one of the following: HCl Trichloroethylene Trichloroethane Trichloroethylene is the safest of the three as it is: non carcinogenic (unlike Trichloroethane) non corroding (unlike HCl)

Oxide is grown for 60 minutes at C with Tricloroethylene

Contact holes Spin on photoresist Softbake Apply mask and UV light Develop and hardbake Etch in BOE to open the contact holes to the diffused regions Strip off the Photoresist layer using Fuming Nitric acid

Metalization Aluminium is evaporated onto the silicon wafer at low pressure

How is the Aluminium evaporated onto the wafer? Ceramic Pillars tungsten filament Onto this filiment a strand of pure Aluminium is placed Wafer is placed on a holder close to the filament Once a low pressure is obtained in the chamber, a current is passed through the filament to melt and evaporate the aluminium 1 amp 2 amps Aluminium gets hot and glows 3 amps Aluminium strand melts 4 amps Aluminium evaporates and coats the wafer

Spin on photoresist Softbake Apply mask and UV light Develop and hardbake Etch in Orthophosphoric Acid to create the metal tracks Strip off the Photoresist layer using Fuming Nitric acid Final Mask: Patterning