OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS

Slides:



Advertisements
Similar presentations
ECSE-6230 Semiconductor Devices and Models I Lecture 14
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
MOSFETs MOSFETs ECE 663.
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
Lecture 11: MOS Transistor
Department of Aeronautics and Astronautics NCKU Nano and MEMS Technology LAB. 1 Chapter IV June 14, 2015June 14, 2015June 14, 2015 P-n Junction.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
CHAPTER 5 DEFECTS.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
CHANNEL LENGTH AND WIDTH,
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Section 12: Intro to Devices
The metal-oxide field-effect transistor (MOSFET)
半導體量測技術 Semiconductor Materials and Device Characterization Topic 5: oxide trapped charge and poly-depletion effect in MOSFET Instructor: Dr. Yi-Mu Lee.
Spring 2007EE130 Lecture 32, Slide 1 Lecture #32 OUTLINE The MOS Capacitor: Capacitance-voltage (C-V) characteristics Reading: Chapter 16.4.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
ECE 431 Digital Circuit Design Chapter 3 MOS Transistor (MOSFET) (slides 2: key Notes) Lecture given by Qiliang Li 1.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE 466: VLSI Design Lecture 03.
ENE 311 Lecture 10.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Advanced Process Integration
Chapter 4 Field-Effect Transistors
EE 5340 Semiconductor Device Theory Lecture 26 - Fall 2010 Professor Ronald L. Carter
Grace Xing---EE30357 (Semiconductors II: Devices) 1 EE 30357: Semiconductors II: Devices Lecture Note #19 (02/27/09) MOS Field Effect Transistors Grace.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
Norhayati Soin 06 KEEE 4426 WEEK 3/1 9/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 1) CHAPTER 1.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
Chapter 2 MOS Transistors. 2.2 STRUCTURE AND OPERATION OF THE MOS TRANSISTOR.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Structure and Operation of MOS Transistor
Semiconductor Devices Lecture 5, pn-Junction Diode
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 2, slide 1 Introduction to Electronic Circuit Design.
Field Effect Transistor (FET)
© S.N. Sabki CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES.
MOS capacitor before joining The metallic gate may be replaced with a heavily doped p+ polysilicon gate. The Fermi energy levels are approximately at.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
MOS CAPACITOR Department of Materials Science & Engineering
EE130/230A Discussion 10 Peng Zheng.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Extraction of Doping Profile in Substrate of MNOS capacitor Using Fast Voltage Ramp Deep Depletion C-V method.
Power MOSFET Pranjal Barman.
Revision CHAPTER 6.
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
MOS Capacitor Basics Metal SiO2
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
Sung June Kim Chapter 16. MOS FUNDAMENTALS Sung June Kim
ECE 875: Electronic Devices
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Presentation transcript:

OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS CHAPTER 6 OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS

6.1 INTRODUCTION

INTRODUCTION Charges and their location for thermally oxidized silicon. Interface trapped charge (Qit, Nit, Dit) Fixed oxide charge (Qf, Nf) Oxide trapped charge (Qot, Not) Mobile oxide charge (Qm, Nm) “Deal triangle” showing the reversibility of heat treatment effects on Qf.

6.2 FIXED, OXIDE TRAPPED, AND MOBILE OXIDE CHARGE

Cross section and potential band diagram of an MOS capacitor.

Capacitance-Voltage Curves Qs=Qp+Qb+Qn+Qit

Capacitances of an MOS capacitor for various bias conditions as discussed in the text.

In order for the inversion charge to be able to respond, Jscr = qniW/τg ≦ Jd = CdVg/dt W in μm, tox in nm, τg in μs

is the dimensionless semiconductor surface electric field is the dimensionless semiconductor surface electric field. Us=φs/kT, UF=qφF/kT = ±1 is the intrinsic Debye length

dd stands for deep depletion

Low-frequency (lf), high-frequency (hf), and deep-depletion (dd) normalized SiO2-Si capacitance-voltage curves of an MOS-C; (a) p-substrate NA= 1017 cm-3, (b) n-substrate ND = 1017 cm-3, tox= 10nm, T=300K.

(a) (b) Effect of sweep direction on the hf MOS-C capacitance on an p-substrate, entire C-VG curve, (b) enlarged portion of (a) showing the dc sweep direction; f=1 MHz.

Flatband Voltage There is a built-in potential at epi-sub. junction normalized CFB

CFB/COX versus NA as a function of tox for the SiO2 -Si system at T=300K.

Schematic illustration of an MOS-C with finite gate doping density, showing gate depletion for positive gate voltage.

Low-frequency and high-frequency capacitance-voltage curves for various n+ polysilicon gate doping densities. The lowest Chf curve is for ND (gate) =1018 cm-3. Substrate NA =1016 cm-3, tox =10nm.

Capacitance Measurement for RG<<1 and (ωRC)2<<RG From the in-phase and out of phase component G and C can be determined. Simplified capacitance measuring circuit.

Block diagram of circuits to measure the current and charge of an MOS capacitor.

Low Frequency : Current-Voltage Low Frequency : Charge-Voltage CF is the feedback capacitance.

Ideal (line) and experimental (point) MOS-C curves. NA =5×1016 cm-3, tox=20nm, T=300K, CFB/Cox=0.77.

Fixed Charge

Gate-Semiconductor Work Function Difference Potential band diagram of a metal-oxide-semiconductor system at flatband.

Potential band diagram of (a) n+ polysilicon-p substrate, and (b) p+ polysilicon-n substrate at flatband.

Oxide Trapped Charge Flatband voltage of polysilicon-SiO2-Si MOS devices as a function of oxide thickness.

Work function difference as a function of doping density for polysilicon-SiO2 MOS devices.

Mobile Charge Drift time for Na, Li, K, and Cu for an oxide electric field of 106 V/cm and tox =100 nm.

C-VG curves illustrating the effect of mobile charge motion.

CIf and Chf measured at T=250OC. The mobile charge density is determined from the area between the two curves.

6.3 INTERFACE TRAPPED CHARGE

Low-Frequency (Quasi-static) Method Semiconductor band diagram illustrating the effect of interface traps; (a) V=0, (b) V>0, (c) V<0. Electron-occupied interface traps are indicated by the small horizontal heavy lines and unoccupied traps by the light lines

(a) (c) Theoretical ideal (Dit=0) and Dit ≠0 (a) hf , (b) If and (c) experimental lf C-V curves. (b)

CS=Cb+Cn

High- and low-frequency C-VG curves showing the offset △C/Cox due to interface traps.

Interface trapped charge density from the hf curve and the offset △C/Cox.

Conductance Method (a) MOS-C with interface trap time constant τit=RitCit , (b) simplified circuit of (a), (c) measured circuit, (d) including series rs resistance and tunnel conductance Gt.

Gp/ω versus ω for a single level, a continuum and experimental data. For all curves: Dit =1.9×109 cm-2 eV-1, τit=7×10-5s.

Interface trapped charge density versus energy from the quasi-static and conductance methods. (a) (111) n-Si, (b) (100) n-Si.

High-Frequency Methods Terman method: Gray-Brown method: The hf capacitance is measured as a function of temperature.

Charge Pumping Method Circuit diagram and energy bands for charge pumping measurement. The figures are explained in the text.

(c) (d) (e) (f)

Bilevel chare pumping waveforms.

MOSFET Qcp versus frequency Dit=7×109cm-2eV-1 MOSFET Qcp versus frequency

Trilevel charge pumping waveform and corresponding band diagrams.

(a) Icp as a function of tstep showing τe at the point where Icp begins to saturate. (b) insulator trap density versus insulator depth from the insulator/Si interface for Al2O3 and SiO2.

Interface trap density as a function of energy through the band gap for various measurement techniques. Reprinted with permission

Charge pumping current versus base voltage for two voltage pulse heights before and after gate leakage current correction. tox=1.8nm, f=1kHz.

MOSFET Subthreshold Current Method

MOSFET subthreshold characteristic.

MOSFET substhreshold characteristics before and after stress.

Band diagram for (a) VG =VMG (φs=ψF) (a) VG =VT (φs≒2ψF).

DC-IV DC-IV measurement set-up. surface space charge region for different gate bias.

With the surface in strong inversion or accumulation, the recombination rate is low. The rate is highest with the surface in depletion. If charge is injected into oxide, leading to a VT shift, ID will also shift. ΔID→ΔVT→ΔQot

IB before and after stress.

6.4 OXIDE THICKNESS

C-V Measurements Assume: The interface trap capacitance is negligible in accumulation at 100kHz to 1MHz. 2. The differential interface trap charge density between flatband and accumulation is negligible. 3. The oxide charge density is negligible. 4. Quantum effects are negligible.

C-V Measurements

1/C versus 1/(VG-VFB) for two oxide thicknesses. Data adapted from Ref

D=Gp/ωCp. (a) MOSC equivalent circuit with tunnel conductance and series resistance. (b) parallel and (c) series equivalent circuit .

Measurement error dependence on device area and oxide thickness Measurement error dependence on device area and oxide thickness. The two-frequency measured capacitance is in error less than 4% in the shaded region. At higher frequencies the D=1.1 border shifts to thinner oxides. Adapted from ref. 109

I-V Measurements Eox is the oxide electric field and A and B are constants. Both currents are very sensitive to oxide thickness.