Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

ECSE-6230 Semiconductor Devices and Models I Lecture 14
6.1 Transistor Operation 6.2 The Junction FET
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
Dielectric Properties of Ceramics
Derek Wright Monday, March 7th, 2005
Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering.
INFLUENCE OF GAMMA IRRADIATION ON SILICON NITRIDE MIS CAPACITORS AND RADIATION HARDNESS Dr. Ercan YILMAZ Abant Izzet Baysal University Bolu-Turkey.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Radiation damage in SiO2/SiC interfaces
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
TEMPLATE DESIGN © High-k Dielectric Process to Minimize Mobile Ionic Penetration David W. Parent, Eric Basham, Janet Davis.
EE 466: VLSI Design Lecture 03.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
6.1 Transistor Operation 6.2 The Junction FET
Novel high-k materials Can we nominate candidates for the 22 and the 16 nm nodes? Olof Engstrom Chalmers University of Technology Paul Hurley Tyndall National.
Last Measurement on GEM and Literature review of Conduction in Polymers Gabriele Croci (CERN) GDD Meeting February, the 21st
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
Properties of HfO 2 Deposited on AlGaN/GaN Structures Using e-beam Technique V. Tokranov a, S. Oktyabrsky a, S.L. Rumyantsev b, M.S. Shur b, N. Pala b,c,
Introduction to FinFet
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Advanced Process Integration
指導教授:劉致為 博士 學生:魏潔瑩 台灣大學電子工程學研究所
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
ULIS 2003-Udine Italy Evolution of Si-SiO 2 interface trap density under electrical stress in MOSFETs with ultrathin oxides F. Rahmoune and D. Bauza Institut.
Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm.
SILICON DETECTORS PART I Characteristics on semiconductors.
Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH.
Characterization of Nanoscale Dielectrics or What characterizes dielectrics needed for the 22 nm node? O. Engstrom 1, M. Lemme 2, P.Hurley 3 and S.Hall.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
6/4/2016 I. Shlimak "C-V characteristics..." 1 Electron tunneling between surface states and implanted Ge atoms in Si-MOS structures with Ge nanocrystals.
1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
Nano-Electronics and Nano- technology A course presented by S. Mohajerzadeh, Department of Electrical and Computer Eng, University of Tehran.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
EE130/230A Discussion 10 Peng Zheng.
Fabrication of Lanthanum Oxide Nanostructures using Extremely Non- Equilibrium Plasma and their Characterization Onkar Mangla and M. P. Srivastava Onkar.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Revision CHAPTER 6.
Metal nanoparticle embedded floating gate memory based on MoS2 with polymer tunneling dielectric layer. Myung Hun Woo1, Byung Chul Jang1, Junhwan Choi2,
Strong infrared electroluminescence from black silicon
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1
Total Dose Response of HfSiON MOS Capacitors
MOS Capacitor Basics Metal SiO2
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Beyond Si MOSFETs Part 1.
Presentation transcript:

Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana 18, Rome (Italy) S. Spiga, M. Fanciulli Laboratorio MDM-INFM, via C. Olivetti Agrate Brianza (Italy)

Aim of the work To verify the reliability of ZrO 2 films embedded in MOS structures as gate dielectric Electrical characterization by means of I-V curves and C-V measurements in as grown conditions and after constant current stress (CCS) Extraction of defect density

Why high-k dielectrics? SiO 2 thickness below 2 nm is required in the 2005 technology node Substitution of SiO 2 with oxides with higher dielectric constant Equivalent Oxide Thickness EOT =  SiO2 /  high-k t ox Candidates: Al 2 O 3, Gd 2 O 3, ZrO 2, HfO 2,.... Requirements Good chemical stability, amorphous network, large energy gap and high band offset with silicon and of course … lower leakage current

Silicon substrate SiO 2 V gate ZrO 2 Al Devices under test Silicon substrate is 2-3  cm 1.2 ±0.1 nm thick native SiO 2 layer 19.1±0.3 nm thick ALCVD ZrO 2 layer

About the leakage in ZrO 2 films …..

Fresh Samples Current-voltage measurements Poole-Frenkel Fowler-Nordheim ?

Fresh Samples FOWLER-NORDHEIM regime If m eff = 0.5 m 0 then Al-ZrO 2 barrier is 0.3 eV

Fresh Samples Weak accumulation condition (0<V gate <1 V) Transport dominated by charge trapping and de-trapping t -1 Current (A/cm 2 )

Stressed Samples: Current-voltage measurements Cumulative Constant Current 1nA/cm 2

Stressed Samples: Time behavior of the defect density extracted from PF conduction Scattering Induced Degradation (SID) model

Stressed Samples: Current-voltage measurements Cumulative Constant Current 1nA/cm 2

Stressed Samples: Weak accumulation condition (0< V gate < 1V) I(t)= q. N. A. (2t  ) -1 tunneling front model ** q electron charge N defect density A area  a constant the same defect states are involved in the trapping-detrapping process, i.e the Fermi level remains almost constant with the applied voltage ** S. Manzini, A. Modelli, “Insulating films on semicond.”, Elsevier Science, 112, (1983) D.J. Dumin, J.R. Maddux, IEEE Trans. on Electron Dev., 40, 986, (1993).

Weak accumulation condition (0< V gate < 1V) Defect density greater than cm -3 pins the Fermi level t 1/2

Stressed Samples: Current-voltage measurements Cumulative Constant Current 1nA/cm 2

Strong accumulation condition (V gate > 1V) Unlike in SiO 2 the FN treshold voltage shifts

Capacitance measurements: fresh samples C FB = 168 nF/cm 2 V FB = 450 mVN bulk ≈ cm -3  r ≈ 22

Capacitance measurements: low level stress Negative shift of V FB due to trapping of negative charge A decrease of capacitance in the strong accumulation region due to variation of the interfacial SiO x Zr layer thickness

Capacitance measurements: high level stress Positive shift of V FB due to trapping of positive charge A tendency to saturation in the strong accumulation region

Conclusions Electrical characterization of fresh and stressed ZrO 2 films deposited onto native SiO 2 on Si by ALCVD Densities of native bulk defects were estimated in the order of cm -3 The density of bulk defects follows a square root time dependence (Scattering Induced Degradation model) Leakage current of ZrO 2 films is lower than that of thicker SiO 2 films Deposition technology needs to be improved