1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,

Slides:

Advertisements

Similar presentations

Ultra Low Power RF Section of a Passive Microwave RFID Transponder in 0.35 μm BiCMOS Giuseppe De Vita, Giuseppe Iannaccone Dipartimento di Ingegneria dell’Informazione:

Advertisements

High efficiency Power amplifier design for mm-Wave

Hardware Design of a 1 GHz Amplifier and Initial Comparison with SimRF Application Note K. Wang, R. Ludwig, S. Bitar, S. Makarov Aug 21, 2011.

In partnership with STMicroelectronics DESIGN OF A CLASS 1 POWER AMPLIFIER FOR BLUETOOTH TM APPLICATIONS Advisors Candidate Prof. Antonella D’Orazio Giovanni.

1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明學生 : 黃世一

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.

Mid-Semester Design Review High Frequency Radio with BPSK Modulation.

Low Power RF/Analog Amplifier Design Tong Zhang Auburn University Tong Zhang Auburn University.

A Wideband Low Power VCO for IEEE a

RF Wakeup Sensor – On-Demand Wakeup for Zero Idle Listening and Zero Sleep Delay.

An Ultra-Wideband CMOS Low Noise Amplifier for 3–5-GHz UWB System

Rail-to-rail low-power high-slew-rate CMOS analogue buffer

RF CMOS LC-Oscillator With Source Damping Resistors 指導教授 : 林志明學生 : 劉彥均 Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul Choi, and Sang-Gug Lee IEEE MICROWAVE AND.

A Dynamic GHz-Band Switching Technique for RF CMOS VCO

1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明學生 : 黃世一

1 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授：林志明所長指導學生：賴信吉：彰師大積體電路設計研究所.

An Ultra-Low-Power Temperature Compensated Voltage Reference Generator Giuseppe De Vita, Giuseppe Iannaccone Custom Integrated Circuits Conference, 2005.

An Ultra-Wideband CMOS VCO with 3~5GHz Tuning Range 指導教授 : 林志明教授學生 : 劉彥均 RFIT IEEE International Workshop on Radio-Frequency Integration Technology,

1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,

Design of LNA at 2.4 GHz Using 0.25 µm Technology

Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.

Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.

S. -L. Jang, Senior Member, IEEE, S. -H. Huang, C. -F. Lee, and M. -H

A 12-bit, 300 MS CMOS DAC for high-speed system applications

Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.

A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.

ADS Design Guide.

1 Power Amplifier With Low Average Current and Compact Output Matching Network 指導老師 : 林志明學生 : 黃政德系級 : 積體所研一 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,

Presenter: Chun-Han Hou ( 侯鈞瀚)

NTU GIEE NanoSiOE 1 Strain-enhanced Device and Circuit for Optical Communication System 指導教授：劉致為博士學生：余名薪台灣大學電子工程學研究所.

A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.

1 學生 : 李國彰指導教授：林志明 A Fully Matched High Linearity 2- w PHEMT MMIC Power Amplifier for 3.5 GHz Application ( IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,

Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.

Final Project in RFCS in the MINT Program of the UPC by Sven Günther

A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.

18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.

A 1 Volt CMOS Pseudo Differential Amplifier Apirak Suadet and Varakorn Kasemsuwan Department of Electronics, Faculty of Engineering, King Mongkut's Institute.

A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授：林志明教授級別：碩二學生：張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

指導教授：林志明老師研究生：林高慶學號：s

A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio

8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.

系所:積體電路設計研究所指導教授:林志明學生:鄭士豪

Ultra-low-Power Smart Temperature Sensor with Subthreshold CMOS Circuits International Symposium on Intelligent Signal Processing and Communications, 2006.

A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.

An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯鈞瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.

A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授：林志明老師研究生：賴信吉 MAIL ：

1 Ultra-broadband 20.5 – 31 GHz monolithically-integrated CMOS power amplifier 指導教授 : 林志明教授學生 : 劉彥均 A. Vasylyev, P. Weger and W. Simbu¨rger, ELECTRONICS.

A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.

A Linearized Cascode CMOS Power Amplifier 指導教授：林志明老師研究生：林高慶學號： Ko, Sangwon; Lin, Jenshan; Wireless and Microwave Technology Conference, 2006.

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

學生 : 李國彰指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.

指導老師:林志明學生:黃政德系級:積體所研一

1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明系級 : 積體所研一姓名 : 黃政德 IEEE JOURNAL OF.

An Analysis of THD in Class D Amplifiers

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.

Ph.D. Candidate: Yunlei Li Advisor: Jin Liu 9/10/03

Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.

CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization Zhang Yi.

3-Stage Low Noise Amplifier Design at 12Ghz

CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization (Final Presentation) Zhang Yi.

Communication 40 GHz Anurag Nigam.

CSE598A Analog Mixed Signal CMOS Chip Design

Lab9: ADS Ptolemy-Circuit Co-Simulations

Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.

Ali Fard M¨alardalen University, Dept

5.8GHz CMOS 射頻前端接收電路晶片設計實作 5.8GHz CMOS Front-End Circuit Design

Presentation transcript:

1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9,2004 )

2 Outline Abstract Introduction Power amplifier design Simulation result Layout consideration Conclusions Reference

3 Abstract Low voltage, integrated diode linearization For 2.4GHz Bluetooth UMC 0.18 μ m CMOS technology 20dBm output power PAE 51% S dB

4 Introduction Bluetooth -class 1 ( 20dBm ) -class 2 ( 4 dBm ) -class 3 ( 0 dBm ) For extending the life of the battery, low power design is important

5

6 Power Amplifier design Cascode->folded-cascode M1, M2 are biased at class A Two LC-tanks are added to resonate At the carrier frequency, the tank exhibits high impedances M2 is an isolation

7

8 Power Amplifier design At dc, the inductor->low resistance At RF resonance, LC-tanks->high R The operation of the folded cascode PA is limited by Q The gain is reduced by To minimize the loss, CG should meet

9 Power Amplifier design The integrated diode linearizer improve the Gain compression and phase distortion The gate bias dc level of M1 with linearizer has less variation as P in ↑

10 Simulation result Simulated with UMC CMOS 0.18 μ m RF model by using the Agilent ADS The parasitic effects of M1, M2, M3 have been considered It meets the class 1 transmission requirements for Bluetooth application

11

12

13

14

15 Layout consideration The interconnection among the metal line To reduce the mutual inductance The chip area is 0.76mm 2

16

17

18 Conclusions A Class 1 Bluetooth RF power amplifier with diode linearization technique has been designed in UMC 0.18μm CMOS technology 20dBm, PAE 51% at 2.4GHz S dB Low voltage and good linearity

19 References

20 References

21 Q &A