More than Moore ITRS Summer Meeting 2008 July 14, 2008 San Francisco, CA.

Slides:



Advertisements
Similar presentations
Dr Piotr Grabiec, prof. ITE
Advertisements

IRC Roll-Out/Plenary 4/4 Technology Node identified by xx90 –Minimum Half-Pitch of Metal 1 of either DRAM or Logic –Logic node presently being represented.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
ITRS Summer Conference 2010 USA 1 Work in Progress: Not for Distribution ESH ITWG Jim Jewett Environmental, Safety and Health Chapter ITRS 2010 Hans-Peter.
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
1 Assessment of the potential value return from research topics Follow-up actions ITRS Maastricht 04/07/06.
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
ITRS Spring Conference 2007 Annecy France International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal Technologies.
Slide ITRS Spring Meeting Sponsored by Infineon Technologies Philips Semiconductors STMicroelectronics.
ITRS Design ITWG ITRS Design + System Drivers Hsinchu, December 2006 Design ITWG Japan: Hiwatashi-san, Asada-san Taiwan: Chung-Ping Chen Europe:
1 ERD 2012 ITRS Spring Conference – Noordwijk, the Netherlands – Apr. 24, 2012 ITRS Public Conference Emerging Research Devices 2012 ERD Chapter Victor.
ITRS Design ITWG ITRS Design + System Drivers July 9-10, 2012 Design ITWG Masaru Kakimoto (Japan) Juan-Antonio Carballo (USA) Gary Smith (USA) David.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference The 2004 ITRS Assembly and Packaging Roadmap Joe Adam TWG Co-Chair.
Summer Public Conference ORTC 2010 Update Messages
July 13, 2010ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
International Technology Roadmap for Semiconductors
July 12, 2012ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
Design and System Drivers Worldwide Design ITWG: T
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
International Technology Roadmap for Semiconductors
ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.
1 Assessment of the potential value return from research topics Follow-up IRC actions from ITRS Maastricht, 04/07/06 July ITRS IRC Plenary inputs Incl.
ITRS Design + System Drivers July, 2010 Design ITWG Juan-Antonio Carballo Tamotsu Hiwatashi William Joyner Andrew Kahng Noel Menezes Shireesh Verma.
Assembly and Packaging TWG
Assembly and Packaging July 18, 2007
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 International Technology Roadmap for Semiconductors Assembly and Packaging 2006.
July 14, 2010 San Francisco, California Marriott Hotel Assembly and Packaging.
ITRS may in the future provide Research Guidance by defining better Innovation Questions for R&D ITRS Maastricht 04/07/06.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
STATE AID REGULATION IN THE NANOELECTRONIC INNOVATION SYSTEM EU –SPRI 2012, Karlsruhe Clemens Blümel, Humboldt-Universität zu Berlin, Sven Wydra, Fraunhofer.
Radical Innovation and Lateral Thinking: the role of silicon technologies BRUNO MURARI MILANO 19/11/09.
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key actions / messages: 1.Software, system level design productivity critical.
Microelectronics for the real world: “Moore” versus “More than Moore” Presented by Juree Hong IEEE 2009 Custom Integrated Circuits Conference (CICC) John.
Computer Architecture & Organization
Internet Marketing The Digital World. Digital Benefits Moore’s Law – bits become cheaper Digital environments Convergence Separation between products.
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
EE141 © Digital Integrated Circuits 2nd Introduction 1 The First Computer.
Project / subject name: Industrial Realization of CMOS- integrated Nanosensors Contact person and organization: Anton Köck, AIT Austrian Institute of Technology.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Presentation for Advanced VLSI Course presented by:Shahab adin Rahmanian Instructor:Dr S. M.Fakhraie Major reference: 3D Interconnection and Packaging:
2007 Sept 06SYSC 2001* - Fall SYSC2001-Ch1.ppt1 Computer Architecture & Organization  Instruction set, number of bits used for data representation,
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ERD chapters, scope, difficult challenges, taxonomy, etc. An Chen GLOBALFOUNDRIES.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ITRS Emerging Research Devices Working Group FxF Meeting Washington Hilton Hotel.
Hsinchu, Taiwan December 6, International Technology Roadmap for Semiconductors (ITRS 2000) Assembly & Packaging International Technical Working.
Intel Process Technology Gaps June 2003 Intel Confidential Paula Goldschmidt IE- SBD Mgr.
Future Test Solution Korea Test Conference September 1, 2015 James J
HASHING PROJECT 1. SEARCHING DATA STRUCTURES Consider a set of data with N data items stored in some data structure We must be able to insert, delete.
Present – Past -- Future
1 Objective 3.2 Smart Components and Systems Integration Georg Kelm, DG INFSO, Nanoelectronics InfoDay, Brussels, 11 October 2010 FP7 ICT Work Programme.
MANISH GUPTA. Presentation Outline Introduction Motivation Content Expected Impact Funding Schemes & Budget.
EE586 VLSI Design Partha Pande School of EECS Washington State University
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
STRJ-WG1 December 12, Design ITWG Mtg. ~ Toward the ITRS 2001 Design Chapter and SoC Chapter ~ STRJ-WG1 Dec 2000.
Central Processing Unit (CPU)
Wireless Ad Hoc Networks
Overview of VLSI 魏凱城 彰化師範大學資工系. VLSI  Very-Large-Scale Integration Today’s complex VLSI chips  The number of transistors has exceeded 120 million 
A 1.2V 26mW Configurable Multiuser Mobile MIMO-OFDM/-OFDMA Baseband Processor Motivations –Most are single user, SISO, downlink OFDM solutions –Training.
EBIZ 509 Foundations of E-Business. 2 © UW Business School, University of Washington 2004 Agenda Today Class schedule and class plan Basic computer concepts.
ICT 25 Generic micro- and nano-electronic technologies Marc Boukerche DG CONNECT, A.4 Components.
Dirk Beernaert European Commission Head of Unit Nanoelectronics EC Programmes in Micro & nanoelectronics A way to a bright future? EU 2020, KET, H2020,
Information Society & Media Directorate-General
Mission Profile Aware IC Design - A Case Study -
Overview of VLSI 魏凱城 彰化師範大學資工系.
Unique Features of Sensor Networks
Wireless Ad Hoc Networks
Computer Evolution and Performance
1.Introduction to Advanced Digital Design (14 marks)
Unique Features of Sensor Networks
Presentation transcript:

More than Moore ITRS Summer Meeting 2008 July 14, 2008 San Francisco, CA

Source: 2005 ITRS Document online at: Scaling (More Moore) Functional Diversification (More than Moore) Continuing SoC and SIP: Higher Value Systems

2007 ITRS Moores Law and More Definition Graphic Proposal Computing & Data Storage Heterogeneous Integration System on Chip (SOC) and System In Package (SIP) Sense, interact, Empower Baseline CMOS Memory RF HV Power Passives Sensors, Actuators Bio-chips, Fluidics More Moore More than Moore Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC)

More Moore: Scaling Continued shrinking of physical feature sizes of the digital functionalities (logic and memory storage) in order to improve density (cost per function reduction) and performance (speed, power). More than Moore: Functional Diversification I ncorporation into devices of functionalities that do not necessarily scale according to "Moore's Law, but provide additional value in different ways. The "More-than-Moore" approach allows for the non-digital functionalities to migrate from the system board-level into the package (SiP) or onto the chip (SoC). The Challenge: Integration of MM with MtM Creation of intelligent compact systems. More Moore and More than Moore

Following Moores Law is one approach: Monolithic CMOS logic System-on-Chip Power Sensor Actuator Storage Processor Radio Advantage: -Smallest footprint Disadvantage: -Limited functionality More Moore

Adding More-than-Moore is another: System-on-Chip and System-in-Package Power Sensor Actuator Storage Processor Radio Advantage: -Full functionality Disadvantage: -Complex supply chain More than Moore More Moore

Proposal for MtM Study Group Objective: Define and quantify value-adding parameters for functional diversification –Identify/elaborate Technical Parameters –Added Value to the target application –Usual ITRS goals: Grand Challenges, Potential Solutions, narrowing over time –Pitfall (Design): line item doesnt fit May need to tweak to fit the MtM taxonomy –Key parameters for MtM examples in marketplace Involve IRC/ITWGs –A&P, Design, RF/AMS, Test, Interconnect, but open to other TWGs –Key Categories to address: Sensors, Actuators (MEMS, Optical) Key Issue differentiating MtM: Integration Next Meeting will be called by Mart Graef –TWGs notify Mart of their participant at the April ITRS meeting

MtM WG Basic Questions What are the key parameters? –Quantitative –Development over time What are the key drivers? –Functionality –Applications, business carriers