I N V E N T I V EI N V E N T I V E EDA360 - Is End-to-End Design a Riddle, a Rebus, or a Reality? April 6, 2011.

Slides:

Advertisements

Similar presentations

Technology Drivers Traditional HPC application drivers – OS noise, resource monitoring and management, memory footprint – Complexity of resources to be.

Advertisements

Eri Prasetyo Wibowo Universitas Gunadarma

System On Chip - SoC Mohanad Shini JTAG course 2005.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,

MotoHawk Training Model-Based Design of Embedded Systems.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

Globex Proprietary Competition Sensitive Ubiquitous - MP3 Player Ian BrattJohn Pratt Eric LeeWei-Shin Wang David Lindstone ECEN 4573 Capstone Lab Spring.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Define Embedded Systems Small (?) Application Specific Computer Systems.

Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.

UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.

From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.

THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.

Mind Board Company Profile Company Profile. Meets the challenge of Meets the challenge of creating complex designs PCB DESIGN CENTER.

EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.

EE587 SoC Design & Test School of EECS Washington State University

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.

- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.

1 Daniel Micheletti Darren Allen Daniel Mazo Jon Lamb Lyle Johnson Pixel Perfect WiCam: A Wireless Digital Camera Presented by : Kyle Swenson.

1 Chapter 2. The System-on-a-Chip Design Process Canonical SoC Design System design flow The Specification Problem System design.

ECE-777 System Level Design and Automation Introduction 1 Cristinel Ababei Electrical and Computer Department, North Dakota State University Spring 2012.

1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

Why do so many chips fail? Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion of my employer)

Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.

집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.

System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.

J. Christiansen, CERN - EP/MIC

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.

© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.

PRESENTED BY, SARANYA , GAYATHRI, II ECE-B.

NIOS II Ethernet Communication Final Presentation

VLSI DESIGN CONFERENCE 1998 TUTORIAL Embedded System Design and Validation: Building Systems from IC cores to Chips Rajesh Gupta University of California,

ASIC, Customer-Owned Tooling, and Processor Design Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths That Lead EDA Astray.

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.

© 2010 Altera Corporation—Public Modeling and Simulating Wireless Systems Using MATLAB ® and Simulink ® 2010 Technology Roadshow.

An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)

2D/3D Integration Challenges: Dynamic Reconfiguration and Design for Reuse.

1 IAF0620, 5.0 AP, Exam Jaan Raik ICT-524, , Digital systems verification.

Baseband Implementation of an OFDM System for 60GHz Radios: From Concept to Silicon Jing Zhang University of Toronto.

High-Intensity Focused Ultrasound Therapy Array May1005 Alex Apel Stephen Rashid Justin Robinson.

P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.

Low Power, High-Throughput AD Converters

Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.

DOLPHIN INTEGRATION Second Review March 26, Use Plan WP 5: Dissemination and implementation Task 5.1: Market evaluation and use planning Use planning.

Real-Time System-On-A-Chip Emulation.  Introduction  Describing SOC Designs  System-Level Design Flow  SOC Implemantation Paths-Emulation and.

System-on-Chip Design

Figure 4.1 Computerized data-acquisition system.

EEE2135 Digital Logic Design Chapter 1. Introduction

Introduction to Programmable Logic

System On Chip.

THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT

Introduction ( A SoC Design Automation)

System On Chip - SoC E.Anjali.

ENG3050 Embedded Reconfigurable Computing Systems

Electronics for Physicists

IP – Based Design Methodology

11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.

ITRS Roadmap Design Process Open Discussion EDP 2001

HIGH LEVEL SYNTHESIS.

Electronics for Physicists

System View Inc..

Presentation transcript:

I N V E N T I V EI N V E N T I V E EDA360 - Is End-to-End Design a Riddle, a Rebus, or a Reality? April 6, 2011

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 2 System Realization SoC Realization Silicon Realization EDA360

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 3 EDA360 System Realization SoC Realization Silicon Realization

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 4 EDA360 System Realization SoC Realization Silicon Realization Traditional EDA, including all the required technologies to design, verify, and implement silicon, packages, and boards

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 5 EDA360 System Realization SoC Realization Silicon Realization Software content (IP), tools, and services that enable the delivery, integration, and support of high-quality IP required in complex SoCs Traditional EDA, including all the required technologies to design, verify, and implement silicon, packages, and boards

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 6 EDA360 System Realization SoC Realization Silicon Realization Software content (IP), tools, and services that enable hardware-aware system development and verification Software content (IP), tools, and services that enable the delivery, integration, and support of high-quality IP required in complex SoCs Traditional EDA, including all the required technologies to design, verify, and implement silicon, packages, and boards

Silicon Realization – Customer Challenges Time to market –Disaggregated, global design chain limits visibility and predictability for complex designs – causing schedule delays and respins –Lack of true holistic and integrated silicon-package-board flows causes productivity gap –Reuse Profitability –Design failure catastrophic –Functionality, performance, and power improvements contribute to higher margins –Manufacturability © 2011 Cadence Design Systems, Inc. All Rights Reserved. 7

System Realization – Customer Challenges Software development trails hardware development, impacting time-to-market Hardware-software integration complexity impeding product shipments, quality Effective and predictable system and sub-system verification © 2011 Cadence Design Systems, Inc. All Rights Reserved. 8

System Realization – Market Landscape Development costs rising © 2011 Cadence Design Systems, Inc. All Rights Reserved. 9 Millions Software HW Implementation and Manufacturing HW Design and Verification Source: IBS 2009

System Realization – Market Landscape Market window shrinking; growing penalties for delay © 2011 Cadence Design Systems, Inc. All Rights Reserved. 10 Source: IBS Percent Revenue Loss

Application Application Framework / GUI Libraries O/S O/S Runtimes System Sample Challenges at Each Realization Layer SoC Silicon Test Programs Mixed SignalLow PowerAdvanced Node Giga-Gates/GHz DFM Verification IP Configuration Drivers Power Management … Scheduler Hardware System Architecture

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 12 Common Design Database

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 13 Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc.

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 14 Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 15 Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 16 Silicon Realization Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 17 Silicon Realization Chip (Spec to GDSII) Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 18 Silicon Realization Chip (Spec to GDSII) Digital Flow (GigaGates/GHz) Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 19 Silicon Realization Chip (Spec to GDSII) Digital Flow (GigaGates/GHz) Mixed-Signal Flow Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 20 Silicon Realization Chip (Spec to GDSII) Digital Flow (GigaGates/GHz) Mixed-Signal Flow RF Sub Flow Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 21 Silicon Realization Chip (Spec to GDSII) Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow RF Sub Flow Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 22 Silicon Realization Chip (Spec to GDSII) Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 23 Silicon Realization Chip (Spec to GDSII)Package Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 24 Silicon Realization Chip (Spec to GDSII)Package Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 25 Silicon Realization Chip (Spec to GDSII)Package Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 26 Silicon Realization Chip (Spec to GDSII)Package Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 27 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 28 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 29 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 30 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation Signal and Power Integrity Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 31 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 32 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 33 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Synthesizable (Soft) Process-Specific (Hard) Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 34 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP Synthesizable (Soft) Process-Specific (Hard) Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 35 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 36 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way)

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 37 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization MiddlewareOSDrivers Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way) Apps

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 38 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization Hardware-Aware Software Development Environment Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way) MiddlewareOSDriversApps

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 39 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization Hardware-Aware Software Development Environment System-Level Hardware Design Environment Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way) MiddlewareOSDriversApps

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 40 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization Hardware-Aware Software Development Environment System-Level Hardware Design Environment Virtual Prototyping Environment System-Level Simulation System-Level Emulation Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way) MiddlewareOSDriversApps

EDA360 – The Technical Version © 2011 Cadence Design Systems, Inc. All Rights Reserved. 41 Silicon Realization Chip (Spec to GDSII)PackageBoard Digital Flow (GigaGates/GHz) Mixed-Signal Flow Custom/Analog Flow Low-Power Flow RF Sub Flow Single Chip Multi Chip 2.5D And 3D Layout and Routing AMS Simulation FPGA and PCB Codesign Signal and Power Integrity Silicon Realization High-Quality IP Design IP Verification IP IP-Centric Design Environment Synthesizable (Soft) Process-Specific (Hard) System Realization Hardware-Aware Software Development Environment System-Level Hardware Design Environment Virtual Prototyping Environment System-Level Simulation System-Level Emulation System-Level Verification Common Design Database Design Intent (Power, Pinout, Signal Integrity, Jitter, Cost, Use Cases, Etc. Design Abstraction (models have multiple abstraction views for different tools) Design Convergence (Get to the final design in an iterative but deterministic way) MiddlewareOSDriversApps

EDA360 Case Study: Agilent InfiniiVision Digital/Mixed-Signal Sampling Oscilloscope © 2011 Cadence Design Systems, Inc. All Rights Reserved. 42 Reproduced with Permission, Courtesy of Agilent Technologies, Inc. Note: This case study is based on public, published data and nothing is implied about the EDA tools used to develop this product.

Agilent InfiniiVision 2000/3000 DSO/MSO System Block Diagram © 2011 Cadence Design Systems, Inc. All Rights Reserved. 43 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration* User Interface Host Processor LCD Panel Analog Signals Digital Signals Diagram as published in EE Times * 23 automated measurements such as voltage, time, and frequency as well as four waveform math functions including FFT

Agilent InfiniiVision 2000/3000 DSO/MSO System Intent © 2011 Cadence Design Systems, Inc. All Rights Reserved. 44 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration User Interface Host Processor LCD Panel Analog Signals Digital Signals 2 Gbytes/sec 4 Gbytes/sec Diagram as published in EE Times

Agilent InfiniiVision 2000/3000 DSO/MSO System Intent © 2011 Cadence Design Systems, Inc. All Rights Reserved. 45 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration User Interface Host Processor LCD Panel Analog Signals Digital Signals 2 Gbytes/sec 4 Gbytes/sec >4 Gbytes/sec Diagram as published in EE Times

Agilent InfiniiVision 2000/3000 DSO/MSO System Intent © 2011 Cadence Design Systems, Inc. All Rights Reserved. 46 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration User Interface Host Processor LCD Panel Analog Signals Digital Signals 2 Gbytes/sec 4 Gbytes/sec >4 Gbytes/sec >>4 Gbytes/sec Diagram as published in EE Times

Agilent InfiniiVision 2000/3000 DSO/MSO System Partitioning © 2011 Cadence Design Systems, Inc. All Rights Reserved. 47 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration Processor running Win CE LCD Panel Analog Signals Digital Signals MegaZoom IV SoC Diagram as published in EE Times

Agilent InfiniiVision 2000/3000 DSO/MSO System Partitioning © 2011 Cadence Design Systems, Inc. All Rights Reserved. 48 Measurement Buffer (64K) Acquisition Memory Manager DRAM ADC Data Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Hardware Serial Decoders (Simultaneous) Trigger Display Plotter DRAM GUI Controller Mask Waveform Synthesis A/D Converter Measurement and Search Acceleration Processor running Win CE LCD Panel Analog Signals Digital Signals MegaZoom IV SoC On-Chip DRAM allows High- Bandwidth Connections On-chip DRAM allows wide, high-bandwidth connections Diagram as published in EE Times

Agilent MegaZoom IV SoC © 2011 Cadence Design Systems, Inc. All Rights Reserved. 49 Reproduced with Permission, Courtesy of Agilent Technologies, Inc.

Agilent InfiniiVision 2000 X-Series DSO Circuit Board © 2011 Cadence Design Systems, Inc. All Rights Reserved. 50 Image courtesy of David Jones,

Agilent InfiniiVision 2000 X-Series DSO Circuit Board © 2011 Cadence Design Systems, Inc. All Rights Reserved. 51 Image courtesy of David Jones,

Detail: Board-Level Design Intent © 2011 Cadence Design Systems, Inc. All Rights Reserved. 52 Serpentines ensure that all analog inputs reach the ADC simultaneously Differential-pair serpentines ensure that all analog inputs reach the ADC simultaneously Image courtesy of David Jones,

Agilent InfiniiVision 2000 X-Series DSO Circuit Board © 2011 Cadence Design Systems, Inc. All Rights Reserved. 53 Quad 8-bit, 1-Gsample/sec ADC MegaZoom IV SOC FPGA ST Micro SPEAr600 MPU with two ARM9 processor cores Image courtesy of David Jones,

ST Microelectronics SPEAr600 Block Diagram © 2011 Cadence Design Systems, Inc. All Rights Reserved. 54 FPGA Interface

Why use an ST Micro SPEAr600? © 2011 Cadence Design Systems, Inc. All Rights Reserved. 55 Less than $9 in production volumes! Win CE Support FPGA Interface

Three Key Pillars of EDA360 © 2011 Cadence Design Systems, Inc. All Rights Reserved. 56 System Realization SoC Realization Silicon Realization EDA360

© 2011 Cadence Design Systems, Inc. All rights reserved. 57 Questions and Answers