McGill Nanotools Microfabrication Processes

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Thermo-compression Bonding
FABRICATION PROCESSES
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Chapter 2 Modern CMOS technology
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process

ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
MEMS and sensors technology
Surface micromachining
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Top Down Method Etch Processes
Plasma Etch and the MATEC Plasma Etcher Simulation
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Fabrication of Active Matrix (STEM) Detectors
Thin Film Deposition Quality – composition, defect density, mechanical and electrical properties Uniformity – affect performance (mechanical , electrical)
PVD AND CVD PROCESS Muhammed Labeeb.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
Presentation Outline February 25 th 20112Microfabrication Design Challenge 2011.
Top Down Manufacturing
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Micro/Nanofabrication
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
MEMS devices: How do we make them? Sandia MEMS Gear chain Hinge Gear within a gear A mechanism.
Etching: Wet and Dry Physical or Chemical.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Top Down Method The Deposition Process Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
Thin films
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
Microfabrication for fluidics, basics and silicon
Solar Cells Fabrication: Surface Processing
Process integration 2: double sided processing, design rules, measurements
CVD & ALD
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Process Flow for ESS5810 AMSF
MEMS, Fabrication Cody Laudenbach.
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
Memscap - A publicly traded MEMS company
Deposition 27 and 29 March 2017 Evaporation Chemical Vapor Deposition (CVD) Plasma-Enhanced Chemical Vapor Deposition (PECVD) Metal Organometallic CVD.
Thermal oxidation Growth Rate
IC AND NEMS/MEMS PROCESSES
CSE 87 Fall 2007 Chips and Chip Making
Deposition Techniques 5 and 8 April 2019
Deposition 30 March And 1 April 2016
Presentation transcript:

McGill Nanotools Microfabrication Processes Matthieu Nannini Manager URL :: miam2.physics.mcgill.ca

Outline Microfabrication Idea to device Conclusion Add material Remove material Pattern material To the outside world Process flow example Idea to device Conclusion

Add material: Thermal processes Atmospheric Chemical Vapour Deposition Reaction between gases ans substrate at high temperature (900-1100°C) Precise control of temperature High purity material Si + O2  SiO2 (dry SiO2) Si + H2O  SiO2 (wet SiO2) Available @ McGill: Oxide thermal growth up to 1.5µm

Add material CVD (Chemical Vapor Deposition) Low Pressure Chemical Vapour Deposition Reaction between two gases at high temperature (500-800°C) Precise control of temperature High purity material 3 SiH2Cl2 + 4 NH3 → Si3N4 + 6 HCl + 6 H2 (silicon nitride) SiH4 → Si + 2H2 (polysilicon) Available @ McGill: Silicon Nitride LPCVD Amorphous and polycristalline silicon LPCVD

Add material: Plasma Enhanced CVD (PECVD) Plasma Enhanced Chemical Vapour Deposition Reaction between two gases @ 300-400°C and enhanced by plasma Allow oxide, nitride or oxynitride to be deposited on metals for insulation or passivation/ High deposition rate: ~1000 A/min Available @ McGill: Silicon Oxide Silicon Nitride Silicon Oxynitride (under dev.)

Add material: PVD (Physical Vapor Deposition) Evaporation Heat the target material until it melts and evaporates onto the sample Directional coating (shadow effect) Low to high etch rates Stack of material Materials available: Au, Ti, Cr, Pd, Al, Ni, Pt … sample

Add material and pattern at once: lift-off Resist coating sample sample UV patterning sample Metal evaporation development sample sample Resist dissolution

Add material: PVD (Physical Vapor Deposition) Sputtering Bombard the target with plasma discharge that extracts atoms from the target onto the sample Conformal coating Conductive and non conductive material Reactive sputtering with additional gas Stack of material Co-sputtering  alloys Materials available: Au, Ti, Cr, Al, AlN, TiN, TiO2, ITO, Cu, Pd, W, Si, SiC… sample

Outline Microfabrication Idea to device Conclusion Add material Remove material Pattern material To the outside world Process flow example Idea to device Conclusion

Remove material: Wet Etch Chemical solution Usually Isotropic (can be anisotropic in crystals) Very selective: resist etch rate vs. material etch rate High etch rate Difficult to control precisely Resolution limitation Batch processing Masking material Etching

Remove material: Dry Etch Gas phase Sputter + chemical etch Anisotropic Less selective High resolution Excellent control Single wafer processing Gas available @ McGill: Oxides/Nitrides: CF4, CHF3, O2, Ar Silicon: HBr, Cl2, Ar Metals: HBr, Cl2, Ar, N2, NF3

Remove silicon: Deep Reactive Ion Etching DRIE We need 2 gases, one for etching and another one to deposit a protective polymer. We need to alternate etching and deposition then we pulse the gas injection We need energetic ions to remove the polymer on the feature bottom to allow Si etching during SF6 cycle. available @ McGill: Tegal SDE 110

Outline Microfabrication Idea to device Conclusion Add material Remove material Pattern material To the outside world Process flow example Idea to device Conclusion

Pattern material: Photolithography UV exposition through mask Resolution (~800nm): Wavelength (432nm) mask-substrate distance resist thickness To consider Large exposed area (150mm) Parallel Fast Limited resolution

Pattern material: Mask design Designing your mask Knowing what kind of shapes you need How many mask level ? Alignment needed ?

Pattern material: Electrolithography E-beam expose develop Electron beam direct exposition Principle: electron sensitive polymer Direct beam writing Resolution: 30nm E-beam quality (focus, stigmatism, alignment…) Stability of stage Thickness of polymer To consider Limited writing areas Serial writing slow

Outline Microfabrication Idea to device Conclusion Add material Remove material Pattern material To the outside world Process flow example Idea to device Conclusion

To the outside world: Dicing Precision diamond saw to cut out wafer in small dies Blade thicknesses from 100 to 250µm Accurate alignment (~ 50µm)

To the outside world: wire bonding WireBonder Connect microelectrodes to the outside world

Process flow example Beware of Powerpoint engineering !! cleaning SiN backside etch SiN deposition Top side protection Resist patterning Backside bulk etch SiN Dry etch Remove protection Backside resist patterning with alignment Beware of Powerpoint engineering !!