1 © Unitec New Zealand I2C Lecture 10 Date: - 2 Nov, 2011 Embedded Hardware ETEC 6416.

Slides:



Advertisements
Similar presentations
Chapter 14 Communications Introduction
Advertisements

IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
I2C bus Inter Integrated Circuits bus by Philips Semiconductors
Computer Architecture
Digital Computer Fundamentals
INPUT-OUTPUT ORGANIZATION
Serial Buses. Serial Bus Features Allows several devices to be connected to a set of common signal wires Reduces inter-connections and complexity Asynchronous.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Guest Lecturer Pat Pannuto Lecture 10: Serial buses Oct 6, 2011.
Embedded Systems I2CI2C. Feature 3 wire GND SCL(clock) SDA(data) All devices share the same bus wire Using wire and, each device gain access to bus (become.
Serial Interfaces, Part Deux -I 2 C and SPI December 4, 2002 Presented by Eugene Ho.
Lecture 8: Serial Interfaces
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
ME106 Sensor Presentation: WII Nunchuck Evan Ly, Marcus Solis 31OCT2012.
Serial Communication Buses: I 2 C and SPI By Brody Dunn.
Hardware implementation of Block Cusnir Pablo & Schetrit Guy. Supervisor:Eran Pinhasov. December 2000 Spring 2000 Characteristic presentation - project.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
I2CI2C CS-423 Dick Steflik. Inter-Integrated Circuit Developed and patented by Philips for connecting low speed peripherals to a motherboard, embedded.
18 Nov 2003Ryan Kittredge Digital Communications Ryan Kittredge Technical Topic Report 19 November 2003.
Lecture 27: LM3S9B96 Microcontroller – Inter- Integrated Circuit (I 2 C) Interface.
Haptic Belt team Informational Presentation.  I 2 C is a form of control bus (multi-master) which allows communication between multiple integrated circuits.
INPUT-OUTPUT ORGANIZATION
Interfaces A practical approach. Lesson 2 I2C and SPI
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses Oct 6, 2011.
SERIAL BUS COMMUNICATION PROTOCOLS
Computer Architecture Lecture 08 Fasih ur Rehman.
USART Communication using the RS standard ETEC6416.
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 11/06/20141Input/Output.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
Embedded Bus – i2c David E. Culler Lab 2 Feb 2, 2015
I2C UNIT 23 로봇 SW 교육원 조용수. 학습 목표 I2C I2C Protocol 구조 N051 I2C 동작 I2C Register 2.
4.0 rtos implementation part II
Cis303a_chapt06_exam.ppt CIS303A: System Architecture Exam - Chapter 6 Name: __________________ Date: _______________ 1. What connects the CPU with other.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces: I2C & USB Rajesh K. Gupta Computer Science and Engineering University of California, San.
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
MICROPROCESSOR INPUT/OUTPUT
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
11/16/2006 WSN Mote- MCU & Sensor Hardware 1 ECET 581 Wireless Sensor Networks Mote – MCU & Sensor Hardware 2 of 3 Fall 2006
MICROPROCESSOR AND MICRO CONTROLLER
PCA9557: REMOTE 8-BIT I 2 C AND SMBus LOW- POWER I/O EXPANDER.
I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
1 Synchronous Serial IO Send a separate clock line with data –SPI (serial peripheral interface) protocol –I 2 C (or I2C) protocol Encode a clock with data.
Refer to Chapter 15 in the reference book
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
By Fernan Naderzad.  Today we’ll go over: Von Neumann Architecture, Hardware and Software Approaches, Computer Functions, Interrupts, and Buses.
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Essentials of Communication This simple model requires many guarantees. Sender Receiver Communication Link Data.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Embedded Communication Protocols Don Heer 10/18/10 1.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 9 Serial Buses – SPI, I2C.
میکرو کنترلرهای AVR Serial Interfaces, I2C and SPI
MICROCONTROLLER AND INTERFACING Presented by: Shefali Jethva ( ) Shivali Panchal ( ) Komal Soni ( ) Roll no. :- 14EC308.
Lab 9 Multiprocessor, Buses, SPI, I2C. Multiprocessors Why multiprocessors? The structure of multiprocessors. Elements of multiprocessors: – Processing.
Outline Analog to digital conversion (ADC) of NuMaker TRIO
Serial Communication Protocols And Embedded IoT
Chapter 11: Inter-Integrated Circuit (I2C) Interface
(Inter-IC bus) By Tejaswini Gadicherla
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
I2C PROTOCOL SPECIFICATION
Communication Lines Fundamentals.
BJ Furman ME 106 Fundamentals of Mechatronics 15NOV2012
EEPROM Comparison – Parallel or Serial
Displays and I2C(IIC) communications
I2C and RTC Chapter 18 Sepehr Naimi
William Stallings Computer Organization and Architecture
I/O Experiments Assignment 1.
Presentation transcript:

1 © Unitec New Zealand I2C Lecture 10 Date: - 2 Nov, 2011 Embedded Hardware ETEC 6416

What is I2C I²C (Inter-Integrated Circuit, alternatively spelled I2C or IIC, most commonly pronounced I- squared-C) is a Master Slave invented by the Phillips semiconductor division, known today as NXP Semi- conductors, and is used for attaching low-speed peripherals to a computer or embedded system(micro- controller). 2 © Unitec New Zealand

The before mentioned reference design is a bus with a clock (SCL) and data (SDA) lines with 7-bit addressing. The bus has two roles for nodes: master and slave: Master node — node that generates the clock and initiates communication with slaves Slave node — node that receives the clock and responds when addressed by the master 3 © Unitec New Zealand

Master and slave in the I 2 C bus The devices on the I 2 C bus are either masters or slaves. The master is always the device that drives the SCL clock line. The slaves are the devices that respond to the master. A slave cannot initiate a transfer over the I 2 C bus, only a master can do that. There can be, and usually are, multiple slaves on the I 2 C bus, however there is normally only one master at a time. 4 © Unitec New Zealand

When the master (a controller) wishes to talk to a slave (for example computer) it begins by issuing a start sequence on the I 2 C bus. A start sequence is one of two special sequences defined for the I 2 C bus, the other being the stop sequence. The start sequence and stop sequence are special in that these are the only places where the SDA (data line) is allowed to change while the SCL (clock line) is high. When data is being transferred, SDA must remain stable and not change whilst SCL is high. The start and stop sequences mark the beginning and end of a transaction with the slave device. 5 © Unitec New Zealand

I 2 C bus communication pattern I 2 C bus uses start and stop bits to indicate the data starting and ending point. Address of slave is specified after start bit. A master can be a transmitter and a receiver depending on the R/W bit. If it is 0 then it is a transmitter and if 1 then a receiver. Data is always acknowledged by setting the SDA line to 0. Address can be 7 bits and 10 bits. 6 © Unitec New Zealand

Bus Communication System This is just two wires, that connect the different devices on the system. Both RS485 and I2C use this system. 7 © Unitec New Zealand