Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer

Slides:



Advertisements
Similar presentations
ENE 428 Microwave Engineering
Advertisements

EMLAB 1 Transmission line. EMLAB 2 An apparatus to convey energy or signal from one place to another place. Transmitter to an antenna connections between.
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
High Speed Analog Serialization EECS 713 Michael Blecha.
Fun With Stripline. Geometry and Parameters “The most important parameters of any transmission line are its characteristic impedance and phase velocity”-
Time-domain Reflectometry (TDR) Measurements
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
1 Final Presentation Stas G.Alex A. guided by Meir Nakar.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Crosstalk Overview and Modes.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
“Signal Integrity for High Speed Design” Technical Course
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Module 5: Advanced Transmission Lines Topic 3: Crosstalk
PCB Layout Introduction
Impact of PCB routing techniques on EMC performance of High Speed Interfaces Presented on: March 13th, 2014.
Crosstalk Calculation and SLEM. 2 Crosstalk Calculation Topics  Crosstalk and Impedance  Superposition  Examples  SLEM.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
PCB Layout Introduction
12 Transmission Lines.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Signal Integrity Research of High Speed Circuit of Embedded System Kaihua Xu 1, Jun Zhou 1, Yuhua Liu 2, and Shuyun Dong 1 1 College of Physical Science.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
Ultra High Speed Digital Circuits Brandon Ravenscroft 12/03/2015.
Impedance Measurements on a PCB
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Exam 1 information Open book, open notes, bring a calculator Eligible topics (1 of 2) (not an exhaustive list) Everything covered up to and including transmission.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
Performed by: Jenia Kuksin & Alexander Milys Instructor: Mr. Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון -
Chapter 2. High-speed properties of logic gates.
Developing Cabling Module Situation at August 2006 Vello Vanem.
1 John McCloskey NASA/GSFC Chief EMC Engineer Code 565 Building 23, room E Fundamentals of EMC Transmission Lines.
Basics of Bypass Capacitor, Its Functions and Applications.
THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
ECE 598 JS Lecture - 05 Coupled Lines
Link A/D converters and Microcontrollers using Long Transmission Lines
High-Speed Serial Link Layout Recommendations –
Chapter 10. Transmission lines
Crosstalk Overview and Modes.
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
Day 33: November 19, 2014 Crosstalk
Open book, open notes, bring a calculator
Open book, open notes, bring a calculator
High-Speed Serial Link Layout Recommendations –
Oscilloscope Limitations
Crosstalk Overview and Modes.
Microstrips as Transmission Lines
Crosstalk Overview and Modes.
Advanced Computer Architecture Lecture 7
Terminations Chris Allen
Presentation transcript:

Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer

Transmission Line Effect Considerations Definition of the Highest Frequency Signal Transmission Line Model Reflection Concept Termination Topology Crosstalk Analysis

Application Example

Transmitted Data and Clock

Reflection on MSP430

With Termination on MSP430

Reflection on ADS8326 EVM

With Termination on ADS8326 ?

Definition of the highest frequency signal What is the highest frequency signal in a 2.25MHz sample clock rate ADC ?

Definition of the highest frequency signal The highest frequency signal is determined by the signal rise or fall time

Rise Time vs. Bandwidth The rise time and bandwidth are related by: For example: clock rate = 2.25 MHz, t rise CLK = 10 ns t rise Data = 2 ns The highest frequency signal or bandwidth is: = 175MHz

Rise Time Measurement The displayed Tr = 2ns (10-90%) on an oscilloscope 3-dB bandwidth of a probe is 500MHz (Tr = 0.7ns) 3-dB bandwidth of an oscilloscope input is 350MHz (Tr=1ns) What is the measured input signal Tr ?

Rise Time Degradation T displayed 2 = T probe 2 + T scope 2 + T signal 2 T signal 2 = T displayed 2 -T probe 2 -T scope 2 T signal = SQRT( )=1.6ns! 1.6ns) = 220MHz

Critical Microstrip Length What is the critical length of a microstrip that must be considered as transmission line?

Rise Time vs. Propagation Delay

Propagation Delay vs. Dielectric Constant

Critical Microstrip Length Tr x 15% = 1.6ns x 15% = 226 ps = 1.5 inch

Transmission Line Model

Characteristic Impedance of Twisted Pair Cable & Microstrip

Reflection Factor If Z L >> Zo; Г = +1 If Z L << Zo; Г = -1 Zo Z L Г

S Parameters for Reflection

Reflection Analysis

Reflection Calculation

Calculated vs. Measured Reflection Tr/7

Critical Length of a Transmission Line What is the critical length of a transmission line that must be terminated?

Rise Time vs. Propagation Delay

Trace & Cable Terminations Source Termination Rt + Rs = Zo Receiver Rt Zo = 50  Driver Rs

Trace & Cable Terminations AC termination AC Termination

Place of Terminations Clock Source Clock Bus Termination Resistor Device 1Device 2 Stub Daisy Chain Routing with Stubs Device Pin BGA Ball

Short stubs create signal integrity problems Stub Length=0.5” Stub Length=0.25” Reference: Altera application note 224

Daisy Chain Routing without Stubs Clock Source Clock Bus Terminatio n Resistor Device Pin BGA Ball Device 1Device 2

Star Routing Clock Source Terminatio n Resistor Device 1 Device 2 Clock Bus Device Pin BGA Ball Device 3

Parallel Fly-By Termination Receiver Device (BGA Package) R2 Zo = 50  Vcc R1

Differential Pair (LVDS) Fly-By Termination Receiver Device (BGA Package) 100  Zo=50 

Crosstalk Analysis Cross Talk occurs on PCB and twisted wire cable

Magnetic & Electric Fields of Parallel Transmission Line Victim Trace Aggressor Trace Ground Plane Magnetic Field Aggressor Trace Victim Trace Electric Field Ground Plane

Cross Talk Analysis

FEXT Measurement Inductive or Capacitive Coupling ?

Reduced FEXT Measurement

NEXT Measurement

Reduced NEXT Measurement

Separated Data Wire

Cross Talk Reduced by Termination X- talk

Final Termination Solution

Conclusions The highest frequency signal is determined by switching time Transmission line model must be used when propagation delay time is greater than 15% of Tr Termination technique dramatically reduces reflection and crosstalk Q&A

Acknowledgement Thanks Phil Lizzi for providing the “real life” transmission line application example Reference: 1.“Managing Signal Quality” Mentor Graphics/Xilinx, “High-Speed Board Layout Guideline” Altera application note 224, Sept. 2003