NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Center for Nanoscale Science and Technology – NIST Nanotechnology R&D at NIST Robert Celotta, Director The Center for Nanoscale Science and Technology.
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Solar Power Program Clara Paola Murcia S. BS in Electrical Engineering (Universidad de Los Andes) Concentration in Power Systems / Minor in BA Semiconductor.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
ATI Cleanroom facilities Contact: T.E. Sale, Advanced Technology Institute, School of Electronics and Physical Sciences, University.
New Trends and Technologies for (N)MEMS
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Device Fabrication Technology
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Surface micromachining
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
Basic Nanotechnology EHS Awareness Basics of Chemical and Material Properties—Role of Scale Basics of Chemical and Material Properties—Role of Scale Chemical.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
BNC Overview Ali Shakouri Director, Birck Nanotechnology Center January 16, 2013
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Chapter Extra-2 Micro-fabrication process
Fabrication of oxide nanostructure using Sidewall Growth 田中研 M1 尾野篤志.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Nanolithography Lecture 15 G.J. Mankey
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
MST-11 Class 100/10,000 Cleanroom User Facility Catherine Mombourquette Brian Crone
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Micro/Nanofabrication
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
MPRI Centralised Laboratories Gerrard Peters School of Physics 1.
13 Nov Dimitris LOUKAS Name of the Institution : NCSR Demokritos Contact person: Dimitris LOUKAS
Developing Positive Negative Etching and Stripping Polymer Resist Thin Film Substrate Resist Exposing Radiation Figure 1.1. Schematic of positive and negative.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Bump Bonding Development
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Utah Nanofab Design Review Meeting Device Architecture (Top View Layout and Layer Cross Section) Recipes & Settings Standard Concept Equipment & Tools.
Process integration 2: double sided processing, design rules, measurements
CEITEC Nano Research Infrastructure
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Chris Ober Director Don Tennant Director of Operations.
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
MEMS, Fabrication Cody Laudenbach.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
Nanofabrication Facilities at TIFR and IIT-B
Add nitride Silicon Substrate
Presentation transcript:

NIST Nanofabrication Facility

CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft cleanroom (8,000 sq ft class 100) –Advanced lithography and microscopy –Talented staff to train users or operate the tools –Makes available the expensive tools needed for nanotechnology –Instrumentation both inside and outside the cleanroom –Open to all users, NIST and worldwide

The CNST Nanofab is well equipped and expanding See cnst.nist.gov for details

CNST Nanofab tools State-of-the-art electron-beam lithography: features as small as 5 nm, across whole wafer Laser direct-write for mask making and rapid prototyping Contact aligners for photolithography Focused ion-beam tool for nanoscale milling and addition of material Nanoimprint lithography for replicating nanoscale features LPCVD furnaces for silicon nitride and poly-silicon PECVD for low temperature oxides and nitrides CMOS-clean or general use furnaces for oxidation and diffusion doping Rapid thermal annealing Sputter deposition, including dielectrics, metals, magnetic materials and multilayers Electron-beam and thermal evaporation Atomic layer deposition for molecular-scale, highly conformal coatings of metals and dielectrics. Parylene deposition tool for conformal, bio-compatible polymer coatings Lithography – to pattern your chip Deposition, oxidation, and diffusion – to add dielectrics, dopants, metals

Two reactive ion etchers for thin metals and dielectrics Two inductively coupled plasma etchers for deep silicon etching and metal etching Two special purpose etchers allowing novel recipes for III-V materials and exotics Cryogenic and high temperature capability Xenon difluoride for sacrificial etching of silicon for MEMS applications Microwave ashing for resist stripping Field-emission scanning electron microscope (SEM) for high resolution imaging Tabletop SEM for rapid inspection Optical microscopes Spectroscopic ellipsometer for thin film thicknesses and optical properties Reflectometer for film thickness Profilometer for 2D profiling Atomic Force Microscope (AFM) Wafer curvature tool for measurement of stress Four point probe systems for electrical characterization Etching - to selectively remove material Inspection and metrology – to see what you got CNST Nanofab tools (cont.)

See this list and more at cnst.nist.gov Wafer Dicing Saw-Disco Model 341 Wire Bonder: Kulicke and Soffa Model 4526 Critical Point Dryer Post-processing - to finish up your devices CNST Nanofab tools (cont.)

Using the CNST Nanofab The Nanofab is fee-based, shared-use –Based on highly successful NNIN Nanocenter model –No proposal needed; simple one-page description of work Open to all users –NIST site access restrictions apply The Nanofab will train users in tool use –Alternatively, the process can be performed by a process engineer at an additional cost Fees are based on operating costs –Similar to the full cost recovery fees of the NNIN-NSF Nanocenters External users may apply to have a portion of their fee waived –For research supportive of CNST goals –Net charges similar to NNIN-NSF “academic” rates User can maintain IP rights under certain circumstances For information about use of the Nanofab –Contact Dr. Tony Novembre, the Nanofab Facility Group Leader –Contact Dr. Alex Liddle if a joint research project is more appropriate