Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings.
S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 Surface Phenomena at Metal-Carbon Nanotube Interfaces Quoc Ngo Dusan.
Anodic Aluminum Oxide.
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Graphene & Nanowires: Applications Kevin Babb & Petar Petrov Physics 141A Presentation March 5, 2013.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
“Carbon Nanotubes for Interconnect Applications”
Nanotechnology for Electronics and Sensors BIOE298dp ( )
TECHNIQUES OF SYNTHESIZING CARBON NANOTUBE FETS FOR INTEGRATED CIRCUITS GAO, Feng S.I.D
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
University of Notre Dame Carbon Nanotubes Introduction Applications Growth Techniques Growth MechanismPresented by: Shishir Rai.
Silicon VLSI backplanes which shows cracking in the Al mirror Image provided by Dr Neil Collings.
SYNTHESIS OF COPPER NANOWIRES WITH NANO- TWIN SUBSTRUCTURES 1 Joon-Bok Lee 2 Dr. Bongyoung I. Yoo 2 Dr. Nosang V. Myung 1 Department of Chemical Engineering,
Carbon Nanotube Memory Yong Tang 04/26/2005 EE 666 Advanced Solid State Device.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ SEMICONDUCTOR SUPPLIERS Goal: Fabricate and perform electrical tests on various interconnected networks of.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
Prospects for Terabit-scale nano electronic memories Venkata R.Malladi Instructor : Dr.Damian.
Chemical Vapor Deposition ( CVD). Chemical vapour deposition (CVD) synthesis is achieved by putting a carbon source in the gas phase and using an energy.
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
The Deposition Process
Technology For Realizing 3D Integration By-Dipyaman Modak.
INAC The NASA Institute for Nanoelectronics and Computing Purdue University Circuit Modeling of Carbon Nanotubes and Their Performance Estimation in VLSI.
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Carbon Nanotubes Deanna Zhang Chuan-Lan Lin May 12, 2003.
Technologies for Realizing Carbon Nanotube Vias XU Hua Nov 2014.
Nanostructure Formation: 1-D
Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
Tamer Ragheb ELEC 527 Presentation Rice University 3/15/2007
M. CuffianiIPRD04, Siena, May A novel position detector based on nanotechnologies: the project M. Cuffiani M. C., G.P. Veronese (Dip. di Fisica,
Comparison of various TSV technology
An Introduction to Carbon Nanotubes
NANOMETER SCALE LITHOGRAPHY DANIEL BERNARD – BENJAMEN STROBELAPRIL 29, 2013 EE 4611 – STANLEY G. BURNS NANOMETER SCALE LITHOGRAPHY, ALSO KNOWN AS NANOLITHOGRAPHY,
Carbon Nanotube Intramolecular Junctions. Nanotubes A graphene sheet with a hexagonal lattice…
Background about Carbon Nanotubes CAR Seminar 5 November 2010 Meg Noah.
S. E. Thompson EEL 6935 Today’s Subject Continue on some basics on single-wall CNT---- chiral length, angle and band gap; Other properties of CNT; Device.
PROPERTIES OF CARBON NANOTUBES
Layer-by-Layer Assembly of Gold Nanoparticles into Monolayers Daniel Witter Chemical Engineering U of A.
Presented By: RENJITHKUMAR TKMCE KOLLAM. INTRODUCTION Electronics with out silicon is unbelievable, but it will come true with evolution of diamond or.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Carbon nanotube is a magic material. The unique structure brings it amazing characteristics. Lots of people believe that the usage of carbon nanotube will.
Carbon Nanotubes Related Devices and Applications
Nanotechnology for Electronics and Sensors BIOE198dp ( )
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 11: Thermal Property Measurement Techniques For Thin Films and Nanostructures.
A.Montanari8th Topical Seminar on Innovative Part. and Rad. Detectors- Siena 22 Oct Application of Nanotechnologies in High Energy Physics NanoChanT.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
NICK OSWALD ELECTRICAL AND COMPUTER ENGINEERING AT OKLAHOMA STATE UNIVERSITY Terahertz Transistors.
Slide 1 Tutorial: Optimal Learning in the Laboratory Sciences Forming the decision set December 10, 2014 Warren B. Powell Kris Reyes Si Chen Princeton.
Bi-Axially Textured Ni Tapes Fabricated by a Cold Rolling Process of Nickel Powder Compacts Scott Bartz 17 September 2007.
S. A. Giamini. Graphene A hexagonal honeycomb lattice of carbon. In its basic form it is a one-atom thick (2D) sheet. Interesting properties: Better electric.
1 ADC 2003 Nano Ni dot Effect on the structure of tetrahedral amorphous carbon films Churl Seung Lee, Tae Young Kim, Kwang-Ryeol Lee, Ki Hyun Yoon* Future.
March 3rd, 2008 EE235 Nanofabrication, University of California Berkeley Hybrid Approach of Top Down and Bottom Up to Achieve Nanofabrication of Carbon.
Molecular and Electronic Devices Based on Novel One-Dimensional Nanopore Arrays NSF NIRT Grant# PIs: Zhi Chen 1, Bruce J. Hinds 1, Vijay Singh.
Carbon Nanotube Device Fabrication John Gerling EE 235 Introduction to Nanofabrication
Carbon Nanotubes.
CARBON NANOTUBES (A SOLUTION FOR IC INTERCONNECT) By G. Abhilash 10H61D5720.
A Seminar presentation on
Graphene Based Transistors-Theory and Operation; Development State
MoS2 RF Transistor Suki Zhang 02/15/17.
DIAMOND CHIP PRESENTED BY : A.RAKESH KIRAN
Riphah International University, Lahore
EMT362: Microelectronic Fabrication Multi Level Interconnect
Metallization.
Carbon Nanotube Vias By: Rhesa Nathanael.
Top-down and Bottom-up Processes
PURE Mid-Semester Project Report
Presentation transcript:

Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014

Outline Challenges in via interconnect for next generation ICs Carbon Nano-Tube (CNT) via as one of the solutions Fabrication techniques to realize CNT vias Issues in CNT vias Conclusion

Challenges in Via Interconnect for Next Generation ICs In current technology: Cu and W Down scaling : Via cross-section area ↓ Current density ↑ Electromigration limits current density High aspect ratio is hard to achieve Need sidewall barrier layer → complexity Open circuit Current technology limit

CNT as Future Via Interconnect Material Carbon Nano-Tube (CNT) : Carbon based – rolled graphene Properties: High current carrying capability (10X Cu) → no electromigration Ballistic transport → Low resistance High via aspect ratio graphene Single Wall CNT Multi Wall CNT CNT via metal

CNT Via Fabrication Steps Standard via opening −TiN and Ta Thin film deposition −Nanoparticles deposition by sputtering Nanoparticles: Fe, Co, Ni As catalyst for CNT growth Conductivity α CNT density α -1 nanoparticle thickness −Bottom-up growth −Final structure: Nanoparticles on top of the grown CNT −Growth Temperature = 350 o C – 800 o C −Higher → lower R −Multiwall structure (MWNT) for metallic type

Issues: Resistance To achieve low resistivity comparable to Cu Need high CNT density Reduce catalyst thickness → reduce CNT diameter → increase density Limitation: Density can’t be increased indefinitely

Issues: Metal to CNT Contact High Resistance Interaction between Metal – CNT is not well understood End contact (a) vs Side contact (b) No resistance model yet Hard to measure and characterize

Issues: Compatibility to Silicon Technology Growth temperature of CNT > 400 o C To achieve low resistance growth rate proportional to temperature Need innovative integration techniques

Conclusion CNT could be the next generation via interconnect material Ballistic transport – Low resistance Able to handle high current density High aspect ratio achievable – bottom-up growth Carbon-based electronics Challenges: CNT density limitation – high resistance CNT-Metal contact High temperature process

References [1]International Technology Roadmap for Semiconductors—Interconnect, available at [2]Awano, et al., “Carbon Nanotubes for VLSI: Interconnect and Transistor Applications”, IEEE Proc., Vol. 98, No. 12, December 2010 [3]Whilhite, et al., “Metal–nanocarbon contacts”, Semicond. Sci. Technol., Vol. 29, 2014 [4]Christianzen, et al., “Via-depletion Electromigration In Copper Interconnects”, IEEE Trans. On Device And Materials Reliability, Vol. 6, No. 2, June 2006 [5]S. Vollebregt, et al., “Carbon nanotube vertical interconnects fabricated at temperatures as low as 350 C”, Carbon 71, 249 (2014). [6] A.P. Graham, et al., “How do carbon nanotubes fit into the semiconductor roadmap?”, Appl. Phys. A, Vol. 80, pp. 1141, [7]J. Dijon, et al., “Ultra-high density Carbon Nanotubes on Al-Cu for advanced Vias”, IEDM 2010.