Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012

Slides:



Advertisements
Similar presentations
Give qualifications of instructors: DAP
Advertisements

The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Memory & IO Interfacing to CPU
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
Programmable Interval Timer
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
I/O Unit.
Data Acquisition ET 228 Chapter
Engineering 4862 Microprocessors Lecture 24
Interfacing ADC to 8051.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
University of Tehran 1 Microprocessor System Design Omid Fatemi Memory Interfacing
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
ENGSCI 232 Computer Systems Lecture 5: Synchronous Circuits.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
LSU 06/04/2007Expanding the BASIC Stamp1 Expanding the BASIC Stamp: Useful peripherals Programming Unit, Lecture 6.
Microprocessor Address Decoding.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
ECE 371 Microprocessor Interfacing Unit 4 - Introduction to Memory Interfacing.
MICROPROCESSOR INPUT/OUTPUT
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
Digital to Analogue Converter
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Programmable Peripheral Interface Parallel port Interface 8255
8254 Timer.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Engineering 4862 Microprocessors Lecture 21
Programmable Interrupt Controller (PIC)
I/O AND THE 8255; ISA BUS INTERFACING
Concepts of Engineering and Technology Copyright © Texas Education Agency, All rights reserved.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Embedded Systems Design 1 Lecture Set C Interfacing the MCS-51 to: –D/A Converter –A/D Converter.
Chapter Microcontroller
8255:Programmable Peripheral Interface
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
Objectives : At the end of this lesson, students should be able to : i.Identify the types of memory chip and their functions. ii.Define the difference.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
WEATHER MONITORING SYSTEM. User Requirements  Design a weather monitoring system that detects the following parameters  Temperature  Pressure  Relative.
8255 Programmable Peripheral Interface
EEE /INSTR/CS F241 ES C263 Microprocessor Programming and Interfacing
8255: Programmable Peripheral Interface (PPI)
Memory Interfacing.
ECE 331 – Digital System Design
Interfacing 64Kb EPROM with 8085
ADC Interfacing Source: In under
The 8255 Programmable Peripheral Interface
Principles & Applications
Interfacing Memory Interfacing.
Chapter 7 Features and Interfacing of Programmable Devices for 8085 based systems.
Engineering 4862 Microprocessors Lecture 25
Parallel communication interface 8255
PIC18F458 Analog-to-Digital
Programmable Peripheral Interface
Programmable Interrupt Controller (PIC)
The Programmable Peripheral Interface (8255A)
Presentation transcript:

Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012

Engr 4862 Microprocessors Interface ADC and Sensors to a PC AD558 is configured as “write only” VCC range +4.5V ~ V, normally +5V Vout Range: 0 ~ 2.56 V, or 0 ~ 10 V Digital Input CodeOutput Voltage BinaryHexDecimal2.56V10V V0.039V F V0.586V FF V9.961V

Engr 4862 Microprocessors

Interface ADC and Sensors to a PC ADC (Analog-to-Digital Converter) –Most widely used device for data acquisition –ADC converts the analog input to its binary equivalent and holds it in an internal register –Transducers: device that convert physical quantity to electrical signals, also called sensors –For ADC, in additional to resolution, conversion time (the time it takes the ADC to convert the analog input to a digital number), is another major factor in judging an ADC

Engr 4862 Microprocessors Pin Description RD: active low input signal –RD is used to get the converted data out of the chip –When CS = 0, if a high-to-low pulse is applied to the RD pin, the 8-bit digital output shows up at the D0 – D7 data pins –Thus, RD is also referred to as output enable WR: active low input signal  Start Conversion –If CS = 0, when WR makes a low-to-high transition, the ADC 804 starts converting the analog input value to an 8-bit digit number

Engr 4862 Microprocessors Data Conversion Procedure Steps for data conversion by the AD804 chip –Make CS = 0 and send a low-to-high pulse to the WR pin to start the conversion –Keep monitoring the INTR pin. If INTR is low, the conversion is finished and we can go to the next step. If the INTR is high, keep polling until it goes low –After INTR become low, we make CS = 0 and send a high-to-low pulse to the RD pin to get the data out of the AD804 chip –Example1: AD804, Example2: AD7574

Engr 4862 Microprocessors Methods of Address Decoding –The CPU provides the address of the data desired, it is the job of the decoding circuitry to locate the data –In connecting a memory chip to the CPU The data bus is connected directly to memory data pins Control signals MEMR and MEMW are connected to the RD and WR pins of the memory chip For address busses, the lower bits of the address go directly to the memory chip address pins, the upper ones are used to activate the CS pin of the memory chip. No data can be written into or read from the memory chip unless the CS is activated. CS is normally active low.

Engr 4862 Microprocessors Decoding Methods –Simple logical gate as address decoder Use NAND or other gates because the output of NAND gate is active low and that is CS is also active low In the case that the CS input is active high, and AND gate must be used Using a combination of NAND and inverters, one can decode any address range For example: What’s the memory chip address range?

Engr 4862 Microprocessors Decoding Methods –Use 74LS138 Decoder This is one of the most widely used address decoders The 3 pins A, B, C generate 8 active low output Y 0 ~ Y 7 Each Y x output is connected to CS of a memory chip, allowing control of 8 memory blocks by a single decoder In 74LS138, there are additional inputs, G2A, G2B, and G1. G2A and G2B are both active low, and G1 is active high. If any one of the inputs G2A, G2B, and G1 is not connected to an address signal, they must be activated permanently either by Vcc or Gnd. Example: give the range for the memory chip