VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz.

Slides:



Advertisements
Similar presentations
JED Microprocessors Pty Ltd Presenting the JED T430 low-cost Projector Controllers Nov 22nd, 2009.
Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Programmable Interval Timer
Programmable Keyboard/ Display Interface: 8279
Teaching and Learning with Technology  Allyn and Bacon 2002 Digital Technologies in the Classroom Chapter 4 Teaching and Learning with Technology.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
In this presentation you will:
Mark Neil - Microprocessor Course 1 Digital to Analog Converters.
Synchronized Strobe for Video Camera
P08009 Audible Memo Board Phase II Friday, February 22, 2008 P08009: Audible Memo Board Phase II Sponsor: Dr. Hopkins Advisor: Professor Slack Jon GosligaElectrical.
March 1, Mobile Fidelity Souhaibe Barkat Tenzin Dhongyal Michael Duckwitz Matthew Syme Patrick Wagner Critical Design Review Spring 2007.
Networked HVAC Controller Bradley University Department of Electrical & Computer Engineering By: Ed Siok Advisor: Dr. Malinowski.
Computerized Train Control System by: Shawn Lord Christian Thompson Advisor: Dr. Schertz.
Audible Memo Board Phase II (08009) The Project Customer: Irene Sponsor: Tala Hopkins Consultant: Dr. Hopkins Advisor: Dr. Slack The project required the.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Craig Chan & Mike Abidoye
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
TEAM SYNTH: Design Proposal EE 41430, Fall 2007 John Simmons William Andrews Angela McKenzie.
Remote Keystroke Retrieval System Kevin Butler Omar Martino Eric Hicks.
VHDL AES 128 Encryption/Decryption
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Robotic Navigation Distance Control Platform By: Scott Sendra Advisors: Dr. Donald R. Schertz Dr. Aleksander Malinowski March 9, 2004.
(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.
VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor Steven Gutschlag February 15, 2000 Senior Project Status.
Robotic Arm Controller A VLSI Implementation Team: Justin Hamann & Dave McNamara Team: Justin Hamann & Dave McNamara Advisor: Dr. Vinod Prasad Advisor:
Motor Control of an Oscillating Pendulum Nick Myers and Chirag Patel March 9, 2004 Advised by: Dr. James Irwin and Mr. Jose Sanchez Bradley University.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor Steven Gutschlag May 2, 2000 Senior Project Final Presentation.
P08009 Audible Memo Board Phase II Monday, October 22, 2007 P08009: Audible Memo Board Phase II Sponsor: Tala Hopkins Jon GosligaAudio Output Lead Loic.
Input Devices Image Capture Devices, Sound Capture Devices, Remote Controls PREPARED & PRESENTED BY: FAHAD AHMAD KHAN.
COMPUTER SYSTEM COMPONENTS ACTIVITY
COMPUTER DEVICES Input Devices Output Devices Storage Devices
Introduction ‘Have you ever played video games before? Look at the joystick movement. When you move the joystick to the left, the plane on the TV screen.
TextWand Programmable LED Display Carlos Vila-Virella and Andy Campanella.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
SudokuEHG Michelle Brown Matt Haggenmiller Thomas Troch CE Design Projects Design Review December 12, 2007.
Explore the Parts of a Computer Inner Parts Outer Parts.
Basic Computer Technology Online Education Solutions© (773)
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
Learning Targets Identify the external parts of the computer Identify examples of input devices Identify examples of output devices Define basic computer.
Introduction to Computing: Lecture 4
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Digital Technologies in the Classroom Chapter 4 Teaching and Learning with Technology.
Basic I/O Interface A Course in Microprocessor
CMPD273 Multimedia System Prepared by Nazrita Ibrahim © UNITEN2002 Multimedia System Characteristic Reference: F. Fluckiger: “Understanding networked multimedia,
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
Home Theater Remote Date: May 16, 2008 Team: Bryan Follis, Mike Schmidt, Dan Grissom, Jesse Butler Advisor: Dr. David Klotzkin Final Presentation.
COMPUTER PARTS AND COMPONENTS INPUT DEVICES
Senior Project Presentation: Designers: Shreya Prasad & Heather Smith Advisor: Dr. Vinod Prasad May 6th, 2003 Internal Hardware Design of a Microcontroller.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
8279 KEYBOARD AND DISPLAY INTERFACING
Toshiba IR Test Apparatus Project Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
PPI-8255.
EE 316 Computer Engineering Junior Lab Project 2 Digital Yahtzee.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Hardware: Input and Processing. Input and Processing Technology Hardware devices can be grouped according to how and where they are used in the four steps.
Parts of a Computer. Two Basic Components of a Computer System Hardware Parts of the Computer System you can physically touch Software Computer Instructions.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Digital Literacy: Computer Basics
1 CHAPTER 2 Hardware. 2 CPU : Central Processing Unit -Every PC system unit contains at least one chip called microprocessor (cpu) attached on motherboard.
1. What makes a Computer a Computer?  Receives data  Processes data  Stores data  Produces a result 2.
Peripherals – Keypad The Keypad provides a simple means of numerical data or control input. The keys can be attributed whatever data or control values.
Introduction An interrupt is an event which informs the CPU that its service (action) is needed. Sources of interrupts: Internal fault (e.g.. divide by.
Diagram of microprocessor interface with IO devices
DIGITAL CALCULATOR USING 8051
RAILWAY TRACK SNAP NOTIFICATION
Interfacing Memory Interfacing.
Presentation transcript:

VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz

Presentation Outline Project Summary Functional Description Block Diagram Scheduled Milestones Tasks Completed Tasks Remaining Revised Schedule

Project Summary Control any IR activated device Control any IR activated device Via voice command Via voice command Learnable Learnable Learn IR Code Learn IR Code Learn Voice Command Learn Voice Command Learn Multiple IR Commands per Voice Command User interface

Functional Description Inputs Voice Commands Voice Commands IR Sequences To Be Captured IR Sequences To Be Captured Key Presses (based on User-Interface Menu) Key Presses (based on User-Interface Menu)Outputs User Interface Menu Via LCD Screen User Interface Menu Via LCD Screen IR learned Sequences IR learned Sequences Speaker Queuing User To Say Command Word Speaker Queuing User To Say Command Word

Functional Description Modes Of Operation Continuous Voice Recognition Command Recognized IR Transmit IR Transmit Keypad Initiated Learn Mode Learn Voice Command Learn Voice Command Learn IR Command(s) Learn IR Command(s) Keypad Initiated Erase Mode IR Sequences IR Sequences Voice Commands Voice Commands

Block Diagram Sub-Systems 8051 Microprocessor Sensory Voice Direct II (Voice - recognition chip ) LCD (liquid crystal display) Keyboard IR Receiver IR Transmitter Microphone Speaker

Original Schedule TroyJanuary Re-introduction to Emac Board Re-introduction to Emac BoardFebruary IR capture IR captureMarch IR transmit IR transmit User interface User interfaceApril Integrate w/ Kyle’s software Integrate w/ Kyle’s softwareMay Prepare Final Presentation and Paper Prepare Final Presentation and Paper

Accomplished 1 Accomplished 1 Emac Initialization Understood Logic of Capture Has Changed from Counting Time Lows and Highs, to Sampling Each Sample Saved as Bit in External Memory Each Sample Saved as Bit in External Memory

Accomplished 2 Accomplished 2 Panasonic DVD Play Sony VCR Play Sony Receiver Aux IR to X-10 DVD Discrete Off

Accomplished 3 Accomplished 3 Sample every 100 µs 72 ms Recording time for each IR Sequence 720 samples 720 samples Logic Low Header not Included Logic Low Header not Included Each Sequence Requires 90 Bytes of Memory Start at 8300h in External Memory Equates to bytes that can be used Equates to bytes that can be used

Set Backs 1 Set Backs 1 Some IR Codes Can Not Be Stored Using This Method DVD Discrete On DVD Discrete On IR to X-10 IR to X-10

Set Backs 2 Set Backs 2 Panasonic DVD Play Sony VCR Play Sony Receiver Aux IR to X-10 DVD Discrete Off

Remaining Remaining Capture IR commands Done Today or Next Week Done Today or Next Week Transmission of IR Logic from Receiving can be Applied to Transmission Logic from Receiving can be Applied to Transmission LCD User Messages

Schedule Schedule Close to Original Schedule Close to Original Schedule Capture IR Sequences Very Soon Capture IR Sequences Very Soon Transmission by End of March Transmission by End of March Integrate With Kyle’s Software In April Integrate With Kyle’s Software In April Write Final Report & Presentation In May Write Final Report & Presentation In May

Original Schedule: Kyle KyleJanuary Re-introduction to Emac Board Re-introduction to Emac Board Learn Slave Mode of Voice Direct II Learn Slave Mode of Voice Direct IIFebruary User Interface User Interface Voice Activation control software Voice Activation control softwareMarch Integrate User Interface with Voice Activation control software Integrate User Interface with Voice Activation control softwareApril Integrate w/ Troy’s software Integrate w/ Troy’s softwareMay Prepare for student expo and presentations Prepare for student expo and presentations

VDII +User Interface Outline: VDII +User Interface Outline: Problems: Slave mode, memory Solutions 2 Voice-Direct II boards in parallel VDII EMAC interface User interface Future Planning

Problems: Slave mode: “not supported” “not supported” Stand-alone (4 modes): Stand-alone (4 modes): ESR, SCL, MCL, SWS We select SCL “Single Trigger Continuous Listening Memory: 60 words different modes 60 words different modes SCL 1 trigger word + 15 words Number of I/0 pins available

Solution: 2 VDII boards working in Parallel 2 trigger-words or “systems” 2 trigger-words or “systems” 30 commands or 15 per system 30 commands or 15 per system Ports: Ports: Share 8 pin parallel inputTALK signal Share 8 pin parallel inputTALK signal Monitor Talk signal Monitor Talk signal Duration of 176ms Duration of 32 ms

Voice Direct II/EMAC interface Voice Direct II Board Input/output configuration TALK OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 MODE1 MODE2 TRAIN TRIG-TRAIN RESET Held Externally Emac Outputs Emac Inputs

EMAC/Voice Direct II interface: EMAC Board Input/output configuration VDII TALK Sys. 1 TALK Sys. 2 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 RECOG(1) TRAIN(1) TRIG-TRAIN(1) RECOG(2) TRAIN(2) TRIG-TRAIN(2) RESET(1) RESET(2)

Programming for VDII interface: Initializations: Initializations: Reset both boards Reset both boards TRAIN & RECOG set HIGH TRAIN & RECOG set HIGH Add New System: Add New System: 0 system 0 system Sys. 1  TRIG-TRAIN set HIGH 1 system 1 system Sys. 2  TRIG-TRAIN set HIGH 2 systems 2 systems Report “Memory Full” Return to Main Menu

Remove System Remove System System 1 System 1  set TRAIN & RECOG System 1  set TRAIN & RECOG Clear IR memory Clear IR memory System 2 System 2  set TRAIN & RECOG System 2  set TRAIN & RECOG Clear IR memory Clear IR memory Programming for VDII interface:

Add Command Add Command Select 1 or 2 for system Check if memory is full. Check if memory is full. Set TRAIN HIGH  Record word Set TRAIN HIGH  Record word Set TRAIN HIGH Set TRAIN HIGH Input IR Signal Input IR Signal Set RECOG HIGH Set RECOG HIGH Restart ALL System 1: set TRAIN & RECOG HIGH System 1: set TRAIN & RECOG HIGH System 2: set TRAIN & RECOG HIGH System 2: set TRAIN & RECOG HIGH

User Interface: Main Menu: O P T : 1 – A D D / N E W 2 – D E L ▓ L I S T E N I N G S E L : Goes on when TALK is High Opt. 1 Menu: O P T : 1 – A D D S Y S T E M 2 – A D D C O M M A N D S E L :

User Interface: Opt. 2 Menu: R E M O V E S Y S T E M 1 O R 2 S E L : Opt. 1 menu: Opt. 1 menu: Enter 1 : Add System Enter 1 : Add System Enter 2 : Add Command Enter 2 : Add Command Enter System # Opt. 2 menu: Opt. 2 menu: Enter 1 : Remove System 1... Enter 1 : Remove System 1... Enter 2 : Remove System 2... Enter 2 : Remove System 2...

Schedule: TALK signal capture TALK signal capture Complete VDII EMAC control Complete VDII EMAC control Memory location designation Memory location designation User interface integration User interface integration IR memory/user interface integration IR memory/user interface integration

Questions: