3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.1 General Structure Unit Under Test Data Compressor Data Generator Comparator Display.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.

Advertisements

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz

V. Vaithianathan, AP/ECE

Memory Test. Built-In Self Test (BIST) Introduction for Memory Test.

Testing of PLA and PAL V y1y1 y2y2 y m x 1 x 2 x n + V Buffer ANDOR x 1 x 2 x n y1y1 y2y2 y m PAL/PLA structure.

Experiment 2 PIC Program Execution & Built-In Self-Test.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

5/13/2015 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Built-in Self-test.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Testability Virendra Singh Indian Institute of Science Bangalore

EE466: VLSI Design Lecture 17: Design for Testability

Modern Information Retrieval

Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.

11/17/05ELEC / Lecture 201 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Design for Testability Theory and Practice Lecture 11: BIST

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 251 Lecture 25 Built-In Self-Testing Pattern Generation and Response Compaction n Motivation and economics.

Design for Testability

Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.

Lecture 27 Memory and Delay-Fault Built-In Self-Testing

Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.

Comparison of LFSR and CA for BIST

SCORPION : A New Approach to Design Reliable Real-Time Speech Recognition Systems F. Vargas, R. D. Fagundes, D. Barros Jr. Catholic.

ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.

TOPIC : BILBO BIST Architectures UNIT 5 : BIST and BIST Architectures Module 5.2 BIST.

BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.

Chapter 6 Memory and Programmable Logic Devices

EE 447/EE547 1 VLSI DESIGN Lecture 10 Design for Testability.

Testimise projekteerimine: Labor 2 BIST Optimization

Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.

TOPIC : Types of fault simulation

Mugil Vannan H ST Microelectronics India Pvt. Ltd, Noida

1 Channel Coding (II) Cyclic Codes and Convolutional Codes.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Testability and architecture. Design methodologies. Multiprocessor system-on-chip.

A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Adviser ：蔡亮宙 Student ；蔡政宏.

Unit IV Self-Test and Test Algorithms

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Built-In Self-Test (BIST) - 1.

1 SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Cyclic Codes.

Logic BIST Logic BIST.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

Cyclic redundancy codes Circuit elements in Digital computations Prof. Seok-Bum Ko Mehrnoosh Janbakhsh Jan29, 2010.

Test pattern generator is BIST scan chains TESTGENERATOR COMPACOMPACCTTOORRCOMPACOMPACCTTOORRCTOR Control.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Linear Feedback Shift Register. 2 Linear Feedback Shift Registers (LFSRs) These are n-bit counters exhibiting pseudo-random behavior. Built from simple.

Page 1EL/CCUT T.-C. Huang May 2004 TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.

Timo O. Korhonen, HUT Communication Laboratory 1 Convolutional encoding u Convolutional codes are applied in applications that require good performance.

TOPIC : Controllability and Observability

Mixed-Mode BIST Based on Column Matching Petr Fišer.

Built-In Self Test (BIST).  1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary Outline.

Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.

Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.

SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Convolutional Codes.

Chao Han ELEC6200 Computer Architecture Fall 081ELEC : Han: PowerPC.

Class Report 林格名 : Reed Solomon Encoder. Reed-Solomom Error Correction When a codeword is decoded, there are three possible outcomes –If 2s + r < 2t (s.

POWER OPTIMIZATION IN RANDOM PATTERN GENERATOR By D.Girish Kumar 108W1D8007.

TITLE : types of BIST MODULE 5.1 BIST basics

1 Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.

Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.

Memory Test. - Stuck-at faults, - Transition faults, - Coupling faults, - Decoder faults, - Read/Write Logic faults. Types of faults afecting RAMs:

Hardware Testing and Designing for Testability

VLSI Testing Lecture 14: Built-In Self-Test

Motivation and economics Definitions

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 2)

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

ECE 434 Advanced Digital System L18

Sungho Kang Yonsei University

Lecture 26 Logic BIST Architectures

Motivation and economics Definitions

Presentation transcript:

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.1 General Structure Unit Under Test Data Compressor Data Generator Comparator Display Reference BIST Controller Start/StopReady Electronic System

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.2 Pattern Generator General Structure of an “n-1” Stage Linear Feedback Shift Register (LFSR).

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field Example of a 4-Bit LFSR as a Pattern Generator. Pseudorandom States Generated by the LFSR. 3.2 Pattern Generator

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field r-Bit (Internal XOR) Signature Generator. The content of the LFSR is the remainder of the division operation. 3.3 Signature Generator Serial

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.3 Signature Generator r-Bit (Internal XOR) Signature Generator. The content of the LFSR is not the remainder of the division operation. Serial

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.3 Signature Generator Serial Example of a 4-Bit (External) Signature Generator.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.3 Signature Generator r-Bit (Internal XOR) Parallel Signature Generator. The content of the LFSR is not the remainder of the division operation. r-Bit (External XOR) Parallel Signature Generator. The content of the LFSR is the remainder of the division operation. Parallel

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.3 Signature Generator Problem: fault masking When compacting results, there is a probability of fault masking ! Probability of failing to detect an error in the response sequence: Serial input Parallel input Where: K: length of the sequence (# of bits) r: length of the LFRS (# of bits) 2 mL- r – 1 2 mL – 1 2 k-r – 1 2 r – 1 Where: L: length of the sequence (# of test vectors) m: length of a vector (# of bits) r: length of the LFRS (# of bits)

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.4 Example: 8-bit-Length Datapath

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.4 Example: 8-bit-Length Datapath

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.4 Example: 8-bit-Length Datapath

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.5 Built-In Logic Block Observer (BILBO) Example of a “BILBO” structure.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.5 Built-In Logic Block Observer (BILBO) Modular Bus-Oriented Design with “BILBO”.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test on the field Transparent Built-In Self Test is a test algorithm that is periodically executed on the field in order to verify the integrity of large amounts of critical data stored on mass memory systems

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test Main characteristics: a)Minimum area overhead a) Minimum area overhead: this approach is one of the best choices found in the literature in terms of area overhead and types of faults detected in memory structures. E.g., authors claim an area overhead of 1.2% due to the inclusion of Transparent BIST in a 128Kbytes X 8bytes SRAM (this value decreases as the RAM size increases).

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test Main characteristics: b)High capability of fault detection b) High capability of fault detection: by indicating the occurrence of stuck-at faults, transition faults,coupling faults, decoder faults and read/write logic faults.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test Main characteristics: c)Short “down times” c) Short “down times”: that are periodically required to check the functionality of mass memory systems used in real-time applications. The Transparent BIST approach presents the incomparable advantage of preserving the contents of the RAM memory after testing. Thus, this approach is very suitable for periodic testing since we do not need to save the memory contents before the test session and to restore them at the end of this session.

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test Table 1. Signature Prediction Algorithm.  execution time

3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.6 Transparent BIST for Memory Test Note that the data read during the execution of sequences S1’ through S4’ of the signature prediction algorithm (Table 2) are sometimes inverted in order to match the data read during the execution of sequences S1 through S4 of the Transparent BIST (Table 1). Table 2. Algorithm for Transparent BIST.  execution time