Chapter 7 RLL Design and Sequencing System 1 Chapter 7: RLL Design and Sequencing System - IE337.

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
Give qualifications of instructors: DAP
Sequential circuits Part 1: flip flops All illustrations  , Jones & Bartlett Publishers LLC, (
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Zvi Kohavi and Niraj K. Jha 1 Introduction to Synchronous Sequential Circuits and Iterative Networks.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.
CSCE 211: Digital Logic Design. Chapter 6: Analysis of Sequential Systems.
Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.
Sequential Circuits A Basic sequential circuit is nothing but a combinational circuit with some feedback paths between its output and input terminals.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.
Sequential Circuit Introduction to Counter
A presentation on Counters
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Illustrated Industrial Automation Applications
Registers and Counters
Digital Computer Design Fundamental
COE 202: Digital Logic Design Sequential Circuits Part 1
Flip Flop
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
Algorithmic State Machines.  1) Create an algorithm, using pseudocode, to describe the desired operation of the device. 2) Convert the pseudocode into.
ENG241 Digital Design Week #8 Registers and Counters.
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
Introduction to State Machine
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
Behavioral Modelling - 1. Verilog Behavioral Modelling Behavioral Models represent functionality of the digital hardware. It describes how the circuit.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
Counters.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
MACHINE CYCLE AND T-STATE
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Sequencers SQO,SQC,SQL.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
Computer Science 210 Computer Organization
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
SLIDES FOR CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
CPU Sequencing 6/30/2018.
Clock in Digital Systems
EKT 221 – Counters.
EKT 221 : Digital 2 COUNTERS.
CSCE 211: Digital Logic Design
Sequential Circuit: Counter
Computer Science 210 Computer Organization
Reading: Hambley Chapters
State Reduction and State Assignment
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
CS Fall 2005 – Lec. #5 – Sequential Logic - 1
Computer Science 210 Computer Organization
Elec 2607 Digital Switching Circuits
Industrial Automation
CSE 370 – Winter Sequential Logic - 1
Instructor: Alexander Stoytchev
CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
KU College of Engineering Elec 204: Digital Systems Design
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
Instructor: Alexander Stoytchev
Ladder Diagram Design: Huffman Method
Chapter 5 Sequential Circuits.
EGR 2131 Unit 12 Synchronous Sequential Circuits
CPU Sequencing 7/20/2019.
Presentation transcript:

Chapter 7 RLL Design and Sequencing System 1 Chapter 7: RLL Design and Sequencing System - IE337

Common industrial sequences A Sequential system is based: Either on a single path sequence of tasks Or on multi-paths In a single path system, tasks are performed sequentially, one after another In a Multi-path or parallel system, several tasks can be performed simultaneously in parallel Chapter 7: RLL Design and Sequencing System - IE337 2

Common industrial sequences Chapter 7: RLL Design and Sequencing System - IE337 3

Control signals Depending on the controlled system, control signals can be either sustain or non-sustain. Chapter 7: RLL Design and Sequencing System - IE337 4 a+ a- Non-sustain control signal: There is a mechanical memory. Sustain control signal: There is no mechanical memory.

Sequence charts To visualize the operation of switching systems, we use sequence charts, also called: Time-motion diagrams State diagram Bar charts They describe the step-by-step operation of sequential systems They are helpful to design RLL Chapter 7: RLL Design and Sequencing System - IE337 5

6 7.2 Design Using Sequencing Chart Flip flop module Output module Sequencing chart

CASCADE method The CASCADE method is a method to design RLL. This technique can be used to control the sequence of operations of a machine/process having either sustain or non-sustain control signals. Chapter 7: RLL Design and Sequencing System - IE337 7

RLL Design for non sustain control signals Chapter 7: RLL Design and Sequencing System - IE337 8

RLL Design for non sustain control signals Use the CASCADE method to design an RLL for a single-path machine sequence and non-sustain control signals: Chapter 7: RLL Design and Sequencing System - IE337 9

RLL Design for sustain control signals Use the CASCADE method to design an RLL for a single-path machine sequence and sustain control signals: Chapter 7: RLL Design and Sequencing System - IE a+ a-

11 Chapter 7: RLL Design and Sequencing System - IE337 RLL Design for sustain control signals

12 Chapter 7: RLL Design and Sequencing System - IE RLL Design for Sequencing System Using CASCADE Methods

Multi path/parallel path machine sequence In multi-path sequences, the program proceeds as regular single path up to the completion of step(i). At step(i), 2 parallel paths A and B are carried out simultaneously. Path A has j steps, and path B has k steps; the j and k are not necessarily equal. Only after completing both paths sequentially, the program continues with the next single-path step(i+1). Chapter 7: RLL Design and Sequencing System - IE337 13

Example Chapter 7: RLL Design and Sequencing System - IE Multi path with Non sustain control signal

Path selection Chapter 7: RLL Design and Sequencing System - IE Some machine sequences require selection of 1 path among many paths available Each available path is a sequence. A path can be enabled using external switches. After step(i) is completed, either flip- flop YA1 or YB1 is set, depending on whether xp = 1 or 0, respectively. Completion of either step Aj or Bk sets flip- flop Yi+1

Example Chapter 7: RLL Design and Sequencing System - IE337 16

Bypass Chapter 7: RLL Design and Sequencing System - IE Bypass = shortcut some operations At the completion of step (i) If input control signal x p =1, then the system goes through program steps from A 1 to A j, and continues with step (i+1). If, on the other hand, x p = 0, then the system jumps directly from step (i) to step(i+1).

Example Chapter 7: RLL Design and Sequencing System - IE X p =1; ( B+, B-) G2 | G3 X p =0; by pass START, A+,, A-. G1 G4

Repeat cycle Chapter 7: RLL Design and Sequencing System - IE A repeat cycle is a machine sequence in which some steps are repeated. At the completion of step A j, if a selector switch x p = 1, then the system will continue with step i+1. Otherwise, If x p = 0, then steps A 1 to A J are repeated. The cycle A 1 to A J will be repeated indefinitely until x p = 1. This circuit is suitable for machine sequences to be repeated until a desired effect is achieved.

Minimum number of groups in a repeat cycle Chapter 7: RLL Design and Sequencing System - IE At least 3 flip-flops must be allocated for repeated machine steps. If only one or two flip-flops were assigned for the repeated machine steps, they will simultaneously set and reset and multifunction would occur. If the rule to divide the machine sequence into groups calls for only two groups to cover the repeated steps, a third ‘dummy’ group must be added.

Example Chapter 7: RLL Design and Sequencing System - IE337 21

22 Chapter 7: RLL Design and Sequencing System - IE337

23 Chapter 7: RLL Design and Sequencing System - IE337

24 Chapter 7: RLL Design and Sequencing System - IE337