1 Interface roughness scattering in ultra-thin GaN channels in N-polar enhancement-mode GaN MISFETs Uttam Singisetti*, Man Hoi Wong, Jim Speck, and Umesh.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Contact Modeling and Analysis of InAs HEMT Seung Hyun Park, Mehdi Salmani-Jelodar, Hong-Hyun Park, Sebastian Steiger, Michael Povoltsky, Tillmann Kubis,
IEEE Device Research Conference, June , Notre Dame
Nanostructures Research Group Center for Solid State Electronics Research Quantum corrected full-band Cellular Monte Carlo simulation of AlGaN/GaN HEMTs.
Chapter 6 The Field Effect Transistor
Lecture 4: Nonideal Transistor Theory
2007 DRC Ultra Low Resistance Ohmic Contacts to InGaAs/InP Uttam Singisetti*, A.M. Crook, E. Lind, J.D. Zimmerman, M. A. Wistey, M.J.W. Rodwell, and A.C.
GaN based Heterojunction Bipolar Transistors
IBPOWER Kick off meeting – 07/02/08 Specific issues relating to plasma-MBE Growth under group III-rich versus group V-rich conditions Control of composition.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Device Research Conference 2011
Advanced Semiconductor Physics ~ Dr. Jena University of Notre Dame Department of Electrical Engineering SIZE DEPENDENT TRANSPORT IN DOPED NANOWIRES Qin.
Characterization of two Field-Plated GaN HEMT Structures
1 Uttam Singisetti*, Man Hoi Wong, Jim Speck, and Umesh Mishra ECE and Materials Departments University of California, Santa Barbara, CA 2011 Device Research.
1 Scalable E-mode N-polar GaN MISFET devices and process with self-aligned source/drain regrowth Uttam Singisetti*, Man Hoi Wong, Sansaptak Dasgupta, Nidhi,
DRC mS/  m In 0.53 Ga 0.47 As MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain Uttam Singisetti*, Mark A. Wistey, Greg.
Electron Scattering Length - Mean Free Path – le - Avg. distance between scattering Si - ~ 5nm; GaAs - ~ 100 nm Electrical Resistance is closely related.
1 InGaAs/InP DHBTs in a planarized, etch-back technology for base contacts Vibhor Jain, Evan Lobisser, Ashish Baraskar, Brian J Thibeault, Mark Rodwell.
Device Research Conference 2006 Erik Lind, Zach Griffith and Mark J.W. Rodwell Department of Electrical and Computer Engineering University of California,
Full –Band Particle-Based Analysis of Device Scaling For 3D Tri-gate FETs By P. Chiney Electrical and Computer Engineering Department, Illinois Institute.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Chapter 6 Field Effect Transistors 6.1 Transistor Operation 6.2 The Junction FET 6.3 The Metal-Semiconductor FET 6.4 The Metal-Insulator-Semiconductor.
Three-dimensional quantum transport simulation of ultra-small FinFETs H. Takeda and N. Mori Osaka University.
Leakage current of device HEMT versus MOSFET 이진식.
Grace Xing---EE30357 (Semiconductors II: Devices) 1 EE 30357: Semiconductors II: Devices Lecture Note #19 (02/27/09) MOS Field Effect Transistors Grace.
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and
1. A photoresistor is formed from a square 1 cm x 1 cm slab of GaAs. Light of wavelength 830 nm falls onto it at a power density of 1, generating electron-hole.
University of California Santa Barbara Yingda Dong Molecular Beam Epitaxy of Low Resistance Polycrystalline P-Type GaSb Y. Dong, D. Scott, Y. Wei, A.C.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,
InAs Inserted HEMT 연성진.
L4 ECE-ENGR 4243/ FJain 1 Derivation of current-voltage relation in 1-D wires/nanotubes (pp A) Ballistic, quasi-ballistic transport—elastic.
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
Advanced Drift Diffusion Device Simulator for 6H and 4H-SiC MOSFETs
Ultrathin InAs-Channel MOSFETs on Si Substrates Cheng-Ying Huang 1, Xinyu Bao 2, Zhiyuan Ye 2, Sanghoon Lee 1, Hanwei Chiang 1, Haoran Li 1, Varistha Chobpattana.
Scattering Rates for Confined Carriers Dragica Vasileska Professor Arizona State University.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
III-V CMOS: Device Design & Process Flows , fax ESSDERC Workshop on Germanium and III-V MOS Technology, Sept.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
IEE5328 Nanodevice Transport Theory and Computational Tools Prof. Ming-Jer Chen Dept. Electronics Engineering National Chiao-Tung University Feb. 20, 2013.
Slide # 1 PL spectra of Quantum Wells The e1-h1 transition is most probable and observed with highest intensity At higher temperature higher levels can.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
林永昌 2011.Dec.04. Experiment Hall-bar geometry was fabricated using oxygen plasma. Electrodes were made of Ti/Pd/Au. Gate length 2 to 4 μm, Hall-bar width.
Uttam Singisetti. , Mark A. Wistey, Greg J. Burek, Ashish K
ISCS 2008 InGaAs MOSFET with self-aligned Source/Drain by MBE regrowth Uttam Singisetti*, Mark A. Wistey, Greg J. Burek, Erdem Arkun, Ashish K. Baraskar,
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
ECE 695 Discussion Session GaN HEMT Technology – Recent Advances
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
Lower Limits To Specific Contact Resistivity
Device Research Conference, June 19, 2012
1 Tyndall National Institute, Lee Maltings, Dyke Parade, Cork, Ireland
VLSI design Short channel Effects in Deep Submicron CMOS
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Device Structure & Simulation
Contact Resistance Modeling in HEMT Devices
High Transconductance Surface Channel In0. 53Ga0
A p-n junction is not a device
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Lecture 19 OUTLINE The MOSFET: Structure and operation
Ultra Low Resistance Ohmic Contacts to InGaAs/InP
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
C. Kadow1, H.-K. Lin1, M. Dahlstrom1, M. Rodwell1,
Lecture 4: Nonideal Transistor Theory
Lecture 4: Nonideal Transistor Theory
Beyond Si MOSFETs Part IV.
Beyond Si MOSFETs Part 1.
Presentation transcript:

1 Interface roughness scattering in ultra-thin GaN channels in N-polar enhancement-mode GaN MISFETs Uttam Singisetti*, Man Hoi Wong, Jim Speck, and Umesh Mishra ECE and Materials Departments University of California, Santa Barbara, CA 2011 International Symposium on Compound Semiconductors Berlin, Germany *

2 Outline N-polar E-mode GaN HEMTs Mobility in the scaled channels Low-T mobility and roughness scattering Conclusion

3 − No barrier to electron on top of 2-DEG  grading to narrowgap InN  low resistance contacts (0.027  -mm) 1 − AlGaN back  confinement of 2-DEG, control short channel effects 2 − E-mode devices N-polar GaN E-mode ultra-scaled N-polar GaN devices 1. S.Dasgupta, APL 2010 N-polar inverted HEMT No electron barrier 2. S. Rajan, IEEE TED 2011

4 Under gate Under S/D contacts* * S.Dasgupta, APL 2010 Under sidewall AlN removed under sidewall E-mode device structure and design 8, 10, 12 nm GaN channel Top AlN depletes 2-DEG under gate Under gate

5 Short channel effect, channel scaling V th roll off with gate length Vertical scaling needed to maintain E-mode at sub-50 nm gate lengths Vertical scaling for high R ds at sub-50-nm gate lengths 8 nm GaN channel V t roll-off with gate length 20 nm GaN

6 Mobility in thin channel Need 5 nm thick GaN channel for sub-50 nm devices Mobility drops with decreasing GaN channel thickness

7 Mobility in ultra-scaled devices Mobility under the sidewall access regions  low source access resistance Mobility under the gate  Quasi-ballistic operation

8 Device test structure Design target ~ 8×10 12 to 10×10 12 cm -2 Modulation doping layer: GaN or AlGaN grade Si doping to keep E f away from the trap level E t UV-Ozone, BHF treatment for process simulation __ EtEt

9 Mobility dependence on Si doping High 3D Si doping to keep hole trap away from the Fermi level Similar 2-D Si density in the samples High Si density may lead to rougher interface Si : 5 e18 cm -3 Si : 2 e 19 cm -3

10 Mobility dependence on AlN etch Selective AlN wet etching leads to reduction in mobility GaN etching negligible, surface roughening feasible mobility AlN wet etch treated SiN x cap 8 nm channel graded back-barrier

11 Low-temperature mobility Low temperature mobility  remove phonon contribution Coulombic scattering dominant graded back-barrier 5e18 cm -3 Si

12 Mobility model with no roughness scattering Calculated mobility deviates significantly at low temperature Local Coulombic scattering

13 Roughness scattering (I) : Local field effect Roughness induced scattering depends on the local field * Ferry and Goodnick

14 Roughness scattering (II) : Sub-band energy Ground state energy calculated from perturbation theory * Sakaki, APL 1987

15 Mobility model with roughness scattering Roughness parameter ∆ = 0.82 nm, L = 1.4 nm ∆ L

16 N-face growth surface N-face surface rms roughness ~ 1 nm 8 nm GaN channel 5 nm GaN channel

17 Sub-band energy fluctuation with qw width

18 Quantum well scattering in SOI Riddet, IEEE TED 2010 SOI body thickness variation due to roughness leads to drop in mobility

19 Conclusions and future work Study mobility drop in thin channels Effect of doping and process Low temperature mobility Roughness scattering included Remote surface roughness scattering This work was supported by DARPA NEXT program

20 Ga -polar