TEMPLATE DESIGN © 2008 www.PosterPresentations.com High-k Dielectric Process to Minimize Mobile Ionic Penetration David W. Parent, Eric Basham, Janet Davis.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

by Alexander Glavtchev
Anodic Aluminum Oxide.
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
High-K Dielectrics The Future of Silicon Transistors
Dielectric Properties of Ceramic Thin Films Mara Howell Materials Science and Engineering Junior, Purdue University Professor Kvam, Research Advisor.
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
Integrated Circuits (ICs)
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
Solar Cell Operation Key aim is to generate power by:
Lecture 11: MOS Transistor
Lecture 10: PN Junction & MOS Capacitors
The Deposition Process
THERMAL CONDUCTION LABORATORY Dr. E. Marotta Department of Mechanical Engineering Clemson University Clemson, SC.
Mobility Chapter 8 Kimmo Ojanperä S , Postgraduate Course in Electron Physics I.
Optional Reading: Pierret 4; Hu 3
EE 466: VLSI Design Lecture 03.
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
ECE 342 Electronic Circuits 2. MOS Transistors
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
Properties of HfO 2 Deposited on AlGaN/GaN Structures Using e-beam Technique V. Tokranov a, S. Oktyabrsky a, S.L. Rumyantsev b, M.S. Shur b, N. Pala b,c,
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
Chapter 4 Field-Effect Transistors
Chapter Intrinsic: -- case for pure Si -- # electrons = # holes (n = p) Extrinsic: -- electrical behavior is determined by presence of impurities.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Norhayati Soin 06 KEEE 4426 WEEK 3/1 9/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 1) CHAPTER 1.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.
Structure and Operation of MOS Transistor
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
Ion Beam Analysis of the Composition and Structure of Thin Films
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
IH2655 Seminar January 26, 2016 Electrical Characterization,B. Gunnar Malm
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
Poster Design & Printing by Genigraphics ® Matlab-based Nanoscale Device Characterization Paul R. Haugen and Hassan Raza Nanoscale Devices.
Deposition Process To grow WS 2 films, a reactive sputtering process is implemented. In reactive sputtering, Argon atoms are ionized causing them to accelerate.
Corrosion resistant ALD coatings
by Alexander Glavtchev
X-Ray Photoelectron Spectroscopy of MgO on Graphene
Chapter 1 & Chapter 3.
Total Dose Response of HfSiON MOS Capacitors
EMT 182 Analog Electronics I
Ionic liquid gating of VO2 with a hBN interfacial barrier
Fig. 3 HfSe2 transistors. HfSe2 transistors. (A) Schematic of HfSe2 device, back-gated through 90-nm SiO2, and with ALD alumina used as both protective.
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

TEMPLATE DESIGN © High-k Dielectric Process to Minimize Mobile Ionic Penetration David W. Parent, Eric Basham, Janet Davis Department of Electrical Engineering, San Jose State university, San Jose, California Introduction The nMOS field effect transistor configured as a high gain amplifier can be used to amplify microvolt signals from neurons 1. To increase the gain of the amplifier, the use of a high-k dialectic material, such as hafnium oxide (HfO) is explored. Integration of the MOSFET with the neuron provides the ability to record neural signals. This can further understanding of how they transmit and process data efficiently. Research for interfacing neurons to transistors has been conducted in the past, however, open gate transistors using standard SiO 2 as the gate dielectric suffer from drift due to mobile species ionic penetration 2. Furthermore, SiO 2 degrades over time when introduced in a biological environment. Because HfO is non reactive and has good biocompatibility, it is a good candidate for use in biological applications 3. In addition, it is a high-k dielectric material which has the benefit of increasing the gain of the transistor. This structure is shown below. Methodology Results Summary Key References Acknowledgements A process for fabricating HfO films was developed and tested. A 333Å HfO film was successfully deposited and its C-V plots were extracted. The dielectric constant was lower than expected. This could be due to the formation of an interfacial layer. With the fabrication process verified, HfO and SiO 2 films can be fabricated and characterized. The high-k of hafnium will allow for fabrication of a high gain transistor that is more resistant to ionic penetration. These conditions make the transistor suitable for interfacing with a neuron to record neural activity. [1] D. Parent and E. Basham, "Hafnium transistor design for neural interfacing," in Engineering in Medicine and Biology Society, EMBS th Annual International Conference of the IEEE, 2008, pp [2] Miremadi, B.K., S.R. Morrison, and K. Colbow, Stabilization of silicon-based devices in ion-containing media using thin Al2O3 platelets and MoS2 oriented thin films. Applied Physics A: Materials Science & Processing, (1): p [3] Matsuno, H., et al., Biocompatibility and osteogenesis of refractory metal implants, titanium, hafnium, niobium, tantalum and rhenium. Biomaterials, (11): p [4] Blanchin, M.G., et al., Structure and dielectric properties of HfO2 films prepared by a sol–gel route. Journal of Sol-Gel Science and Technology, (2): p The authors wish to thank Craig Stauffer for his assistance in machining the components for the evaporator. Thanks to Neil Peters for support in the Microelectronics Process Engineering Laboratory (MPEL). This work was supported by Defense Microelectronics Activity Cooperative Agreement # H SJSU. HfO films for MOS capacitor shave been previously fabricated but were damaged before characterization 4. This work seeks to fabricate HfO films for MOS capacitors using improved equipment for better film quality. In addition, film characterization via C-V, C-T, and TVS will be performed. Film Growth Synopsis TCAD software was used to model the physical behavior of the MOS capacitor. The target oxide thickness for both the hafnium and silicon films was 400Å. A 1-D TCAD simulation was used to extract the N A, V T, and Q ss. Source V T (V) SiO 2 HfO Hand Calculations TCAD To correct this, prior to evaporation, the boats were pretreated by placing a small amount of hafnium in the boat and bringing the temperature up to the melting point of hafnium for a short period. This resulted in a hafnium coating that had partially diffused into the tungsten and reacted to form a barrier to preventing addition hafnium from diffusing through during evaporation. To deposit films a separate evaporator was built with added components to increase the control over the growth of the film: Quartz Crystal Microbalance (QCM) to monitor the thickness Residual Gas Analyzer (RGA) to monitor gas composition Shutter control to control the amount of material being deposited. This provides additional control of the thickness of the film Cooling jacket to act as a heat sink and protect the gaskets in the system The film was then annealed at 800 °C. The resulting C-V plot is shown below and the dielectric constant was found to be To verify the procedure for thermally evaporating HfO in the evaporator previously shown, a control sample was created. A HfO film was grown on top of a orientation p-type substrate and a film of 333Å was achieved. The EDAX spectrum was collected as shown below. The films were grown using thermal evaporation. Tungsten boats were used for evaporating the hafnium. However, the hafnium diffused through the tungsten and caused breakage. The total capacitance is made up of the series capacitance of the HfO and the SiO 2. Since the ε siO2 value of the SiO 2 interfacial layer is small, it can reduce the overall capacitance which in turn reduces the extracted value for the dielectric constant. If an interfacial layer is assumed, the dielectric constant can be calculated using the equations below. Assuming an interfacial layer of 10Å and an ε ox of 3.9, the dielectric constant of the film was found to be 18. Capacitance versus Voltage (C-V): A plot of the capacitance versus voltage will be used to extract the V FB, V T, t ox, and Q ss parameters. Methodology To characterize the SiO 2 and HfO MOS capacitors, the following test will be performed: Triangular Voltage Sweep (TVS): The TVS test is used to determine the amount of sodium contamination present in the MOS capacitor. Capacitance versus Time (C-T): This test will monitor the MOS capacitor’s ability to maintain its capacitance over time in the presence of sodium. The ε ox value from the TCAD simulation was based upon the previous work. The fact that the ε ox of this experiment is lower can be attributed to an interfacial layer 4. The film was then characterized using the C-T test to see how well the capacitance is maintain over time when exposed to a 0.5M saline solution. The capacitance remained fairly constant over time for different bias voltages. In addition, there appeared to be no significant shift in the C-V curve before and after exposure to the saline solution. The conductance of the film before and after the C-T tests was also plotted and it was noted that there was no significant shift.