Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Slides:

Advertisements

Similar presentations

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Advertisements

Lecture 15 Finite State Machine Implementation

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

Programmable logic and FPGA

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

February 4, 2002 John Wawrzynek

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

Basic Adders and Counters Implementation of Adders in FPGAs ECE 645: Lecture 3.

Binary Logic and Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

General FPGA Architecture Field Programmable Gate Array.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Section I Introduction to Xilinx

Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.

Lecture 7 1. Introduction  Comparison of Standard Logic Circuits and Programmable Logic Circuits  Evolution and Overview of PLC:  PROM, PLA, PAL 

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

COE 405 Programmable Logic and Storage Devices Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman.

Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.

ECE 465 Introduction to CPLDs and FPGAs Shantanu Dutt ECE Dept. University of Illinois at Chicago Acknowledgement: Extracted from lecture notes of Dr.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

J. Christiansen, CERN - EP/MIC

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

Programmable Logic Devices

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Basic Sequential Components CT101 – Computing Systems Organization.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

ECE 448 Lecture 6 FPGA devices

EE3A1 Computer Hardware and Digital Design

FPGA Based System Design

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

CEC 220 Digital Circuit Design Programmable Logic Devices

EE121 John Wakerly Lecture #15

Introduction to Verilog

George Mason University ECE 448 – FPGA and ASIC Design with VHDL FPGA Devices ECE 448 Lecture 5.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.

Introduction to the FPGA and Labs

Field Programmable Gate Arrays

ETE Digital Electronics

Sequential Programmable Devices

Sequential Logic Design

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Introduction to Programmable Logic

Electronics for Physicists

COE 405 Programmable Logic and Storage Devices

Programmable Logic- How do they do that?

Implementing Logic Gates and Circuits

FPGA’s 9/22/08.

Programmable logic and FPGA

Presentation transcript:

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 2 Outline  What is an FPGA  CLB Slice Structure  LUT (Look-Up Table) Functionality  Advantges of using FPGAs  FPGA Design Flow  Digilent Spartan-3 Board  FPGA Device Part Marking

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 3 What is an FPGA? …  A filed programmable gate array (FPGA) is a reprogrammable silicon chip.  Using prebuilt logic blocks and programmable routing resources, you can configure these chips to implement custom hardware functionality without ever having to pick up a breadboard or soldering iron.  You develop digital computing tasks in software and compile them down to a configuration file or bitstream that contains information on how the components should be wired together.

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 4 … What is an FPGA ? Block RAMs Configurable Logic Blocks I/O Blocks Block RAMs

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 5 CLB Slice Structure  Each slice contains two sets of the following:  Four-input LUT  Any 4-input logic function,  or 16-bit x 1 sync RAM  or 16-bit shift register  Carry & Control  Fast arithmetic logic  Multiplier logic  Multiplexer logic  Storage element  Latch or flip-flop  Set and reset  True or inverted inputs  Sync. or async. control

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 6 LUT (Look-Up Table) Functionality Look-Up tables are primary elements for logic implementation Each LUT can implement any function of 4 inputs

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 7 Routing Resources PSM CLB PSM CLB Programmable Switch Matrix

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 8 Advantages of using FPGAs  Creating intricate circuit designs from discrete parts, such as TTL chips, can be very tedious and error prone.  It can take a large number of chips to create a design of only moderate complexity.  It takes a lot of time to wire together a large number o f chips. Additionally, it can often be difficult to find misplaced wires when debugging a complex circuit.  Using FPGAs, it is possible to implement a complex logic design in a manner which is easy to test, debug and even change.  Using FPGAs, If the device does not function as it should, it is only necessary to debug the program as opposed to debugging the wiring of a circuit made from discrete chips.

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 9 FPGA Design Flow

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 10 Xilinx ISE 7.1i

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 11 Digilent Spartan-3 Board  200K gate Xilinx Spartan-3 FPGA  8 slide switches  4 pushbuttons  8 LEDs  4-digit seven-segment display  Serial port  VGA port  PS/2  And others....

Introduction to FPGAs COE 203 – Digital Design Lab – KFUPM slide 12 FPGA Device Part Marking We’re Using: Spartan 3 XC3S200-ft256