Overview of the Circuit Multiplier Subtractor Comparator Multiplexer.

Slides:

Advertisements

Similar presentations

Integer & Fixed Point Addition and Multiplication CENG 329 Lab Notes By F. Serdar TAŞEL.

Advertisements

COMP2130 Winter 2015 Storing signed numbers in memory.

CS 447 – Computer Architecture Lecture 3 Computer Arithmetic (2)

Floating Point Numbers

Computer ArchitectureFall 2007 © September 5, 2007 Karem Sakallah CS 447 – Computer Architecture.

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #2 Standard combinational modules: decoders, encoders and Multiplexers 1/3/2005.

Figure5.2 Half-adder.

1 Lecture 3 Bit Operations Floating Point – 32 bits or 64 bits 1.

Floating Point Numbers

Implementation of a noise subtraction algorithm using Verilog HDL University of Massachusetts, Amherst Department of Electrical & Computer Engineering,

Floating Point Numbers

1 ECE369 Chapter 3. 2 ECE369 Multiplication More complicated than addition –Accomplished via shifting and addition More time and more area.

Computer ArchitectureFall 2007 © August 29, 2007 Karem Sakallah CS 447 – Computer Architecture.

The Laws of Exponents.

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

INTEGERS: adding, subtracting, multiplying, and dividing

Operations on data CHAPTER 4.

4 Operations On Data Foundations of Computer Science ã Cengage Learning.

CS 105 Digital Logic Design

Computer Arithmetic Nizamettin AYDIN

Computer Arithmetic. Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than.

Conversion Between Lengths Positive number pack with leading zeros +18 = = Negative numbers pack with leading ones -18 =

1 Lecture 5 Floating Point Numbers ITEC 1000 “Introduction to Information Technology”

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

Figure 5.1. Conversion from decimal to binary.. Table 5.1. Numbers in different systems.

Figure 5.1 Conversion from decimal to binary. Table 5.1 Numbers in different systems.

07/19/2005 Arithmetic / Logic Unit – ALU Design Presentation F CSE : Introduction to Computer Architecture Slides by Gojko Babić.

CH09 Computer Arithmetic  CPU combines of ALU and Control Unit, this chapter discusses ALU The Arithmetic and Logic Unit (ALU) Number Systems Integer.

Number Systems. Today Decimal Hexadecimal Binary –Unsigned Binary –1’s Complement Binary –2’s Complement Binary.

Arithmetic Functions BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Floating Point Arithmetic

Fractions in Binary.

Day Problems Simplify each expression – – (-8.4) 3. Evaluate each expression for a = -2, b = 3.5, and c = a – b + c5. |c + a + 5|

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

1 Floating Point Operations - Part II. Multiplication Do unsigned multiplication on the mantissas including the hidden bits Do unsigned multiplication.

Exponents base exponent means 3 factors of 5 or 5 x 5 x 5.

Cougar Time. Adding Negative Numbers  What are the two rules for adding integers?  Same Signs = Add and keep the sign  Different Signs = Find the absolute.

Implementation of a noise subtraction algorithm using Verilog HDL University of Massachusetts, Amherst Department of Electrical & Computer Engineering,

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

CO5023 Introduction to Digital Circuits. What do we know so far? How to represent numbers (integers and floating point) in binary How to convert between.

©Brooks/Cole, 2003 Chapter 3 Number Representation.

Chapter 8 Computer Arithmetic. 8.1 Unsigned Notation Non-negative notation  It treats every number as either zero or a positive value  Range: 0 to 2.

R EPRESENTATION OF REAL NUMBER Presented by: Pawan yadav Puneet vinayak.

Fixed-point and floating-point numbers Ellen Spertus MCS 111 October 4, 2001.

Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.

Arithmetic Circuits I. 2 Iterative Combinational Circuits Like a hierachy, except functional blocks per bit.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Chapter 9 Computer Arithmetic

Array multiplier TU/e Processor Design 5Z032.

NxN Crossbar design for Barrel Shifter

Part 4 Combinational Logic.

Reference: Moris Mano 4th Edition Chapter 4

William Stallings Computer Organization and Architecture 7th Edition

Outline Introduction Floating Point Arithmetic Adder Multiplier.

ECEG-3202 Computer Architecture and Organization

Chapter 8 Computer Arithmetic

Representation of real numbers

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Presentation transcript:

Overview of the Circuit Multiplier Subtractor Comparator Multiplexer

Block Diagram 16 alpha beta + - sub comp a sel b out 1 if x>y, else 0 x y

Functions Of Individual Parts Inputs: two, 16 unsigned bits each ( A and B) Multiplication: Alpha and Beta terms Subtraction: ((original A)-(Alpha*B)) Comparators: (A > B) out =1, else out =0 Multiplexer: (Inputs: Select, A*Beta, subtractor output) Select = 1, final_out = x Select = 0, final_out = y

Simulation

Problems 1.Representation of floating point number Final output is 16 bits or 2 bytes while a floating point number is represented using 32 bit or 4 Bytes 2. How rounding affects the overall project circuit

32 MantissaExponent Signed Bit 1 Bit 8 Bits23 Bits Traditional Representation of Floating Point Values Exponential Range: 2 8 = 256 (128 negatives, 1 zero, 127 positives) Accuracy: Depends on the Mantissa bits or 2 23

Feasibility Solution to floating point High feasibility of implementation How it affects total output of whole circuit. Simulations test----limiting values Example: (FFFFh)