7 January 2005MDI Workshop M. Breidenbach1 SLD VXD3 Pickup Experience.

Slides:

Advertisements

Similar presentations

May 17, Electrical Detail Marq Kole Royal Philips Electronics Jon Lueker Intel Corporation.

Advertisements

Cascina, January 25th, Coupling of the IMC length noise into the recombined ITF output Raffaele Flaminio EGO and CNRS/IN2P3 Summary - Recombined.

ELECTRONIC GUIDING CANE FINAL PRESENTATION Students : David Eyal Tayar Yosi Instructor : Miki Itzkovitz Technion – Israel Institute Of Technology Electrical.

1 Integration issues of FPCCD VTX Yasuhiro Sugimoto May 22,

TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

7 January 2005 MDI Workshop M. Breidenbach 1 SiD Electronic Concepts SLAC –D. Freytag –G. Haller –J. Deng –mb Oregon –J. Brau –R. Frey –D. Strom BNL –V.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

BLM Test Results 22 October SIC, Faraday cup and 2 cables mounted on Girder 5.

1 Forward Tracking Simulation Norman A. Graf ALCPG Cornell July 15, 2003.

1 M. Woods, SLACMDI SLAC WORKSHOP Machine-Detector Interface at the International Linear Collider Jan. 6-8, 2005SLAC Introduction to Topic of.

Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.

4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.

David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.

Senior Capstone Project: Fast Tuning Synthesizer Member: Nathan Roth Advisors: Dr. Huggins Dr. Shastry Mr. James Jensen Date:March 4, 2004.

Paper 8A.3, 34 th Conference on Radar Meteorology, 5-9 October 2009, Williamsburg, Virginia MITIGATION OF CROSS-POLAR INTERFERENCE IN POLARIMETRIC WEATHER.

Broad-Band Optical Clock Recovery System Using Two-Photon Absorption in a Silicon Photodiode Pape Sylla.

MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,

U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.

Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.

DES PMG Meeting, January 26, 2007 T. Shaw1 DES PMG Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL)

Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.

1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

Detectors for Light Sources Contribution to the eXtreme Data Workshop of Nicola Tartoni Diamond Light Source.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

Vertex Detector Review, FNAL, October Beam-induced EMI and detector electronics Gary Bower, SLAC LaVonda Brown, Norfolk State University Nick.

NGU Proposed revision of recommendation CCSDS (401-B-20) on TC bit rate NGU WG Fall CCSDS Meeting - London UK - Oct 25, 2010.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.

Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.

Multi-Channel Electronics. 4 readout cards (RC) –each reads 8 output columns through 14-bit 50MHz ADCs 1 address card (AC)= SQ1_bias –addresses the [41]

M. Circella and the NEMO Coll., Timing Calibration in NEMO VLV T workshop, Amsterdam, October 2003 Timing calibration in NEMO M. Circella Istituto Nazionale.

Steve Smith - May ‘05 Estimate Beam RF Effects in ILC Detector May 4, 2005 Steve Smith SLAC.

The Main Injector Beam Position Monitor Front-End Software Luciano Piccoli, Stephen Foulkes, Margaret Votava and Charles Briegel Fermi National Accelerator.

Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.

IRENG, SLAC, September 17-21, 2007 Beam-induced EMI and detector electronics Gary Bower, SLAC LaVonda Brown, Norfolk State University Nick Sinev, University.

CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.

BCID Reset T.Dai, H.Boterenbrood, E.Pasqualucci Mar. 26 th 2009 MDT JTAG and BCID/ECID Reset Meeting 1.History; 2.BCID of First Bunch.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

1 DC readout for Virgo+? E. Tournefier WG1 meeting, Hannover January 23 rd,2007 DC vs AC readout: technical noises Output mode cleaner for DC readout.

Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Clock Routing CLOCK H-Tree Network Observe: Only Relative Skew is Important CLOCK Main clock driver Secondary clock drivers Reduces absolute delay. Makes.

1 IP FB tests at ATF2 Philip Burrows Douglas Bett, Neven Blaskovic, Glenn Christian, Michael Davis, Young Im Kim, Colin Perry John Adams Institute Oxford.

Beam Secondary Shower Acquisition System: Igloo2 GBT Starting with LATOP version Student Meeting Jose Luis Sirvent PhD. Student 16/06/

Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Software Monitoring.

Beam induced EMI and detector electronics Nick Sinev, University of Oregon Gary Bower, SLAC Yasuhiro Sugimoto, KEK.

Beam Diagnostic Tools David Christian Fermilab May 17, 2013.

TOP Electronics Status & Beam Test Experience Kurtis Nishimura January 16, 2012 University of Hawaii Belle II TRG/DAQ Workshop Belle II TRG/DAQ - January.

ZTF Grounding or Yes, there are two paths you can go by

AHCAL Beam Interface (BIF)

MICE AFEIIt Timing and Triggering

L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,

CMS EMU TRIGGER ELECTRONICS

Old ROD + new BOC design plans

FMC adapter status Luis Miguel Jara Casas 5/09/2017.

Beam-induced EMI and detector electronics

Preliminary CSC Trigger Results from September Testbeam

STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut

SiD Tracker Concepts M. Breidenbach

Status of CC-PC Evaluation Board

Differential Signal Path for 64 ch ZTF Mosaic

Presentation transcript:

7 January 2005MDI Workshop M. Breidenbach1 SLD VXD3 Pickup Experience

7 January 2005MDI Workshop M. Breidenbach2 VXD3 Overall Layout

7 January 2005MDI Workshop M. Breidenbach3 CCD ladder details

7 January 2005MDI Workshop M. Breidenbach4 VXD3 Layout

7 January 2005MDI Workshop M. Breidenbach5 VXD3 half

7 January 2005MDI Workshop M. Breidenbach6 On CCD Preamp

7 January 2005MDI Workshop M. Breidenbach7 Overall Electronics Layout

7 January 2005MDI Workshop M. Breidenbach8 Basic Signal Processing

7 January 2005MDI Workshop M. Breidenbach9 Beam Pickup Beam synchronous interference (data and control) between the GLinks on the FE boards and the Data Acq boards. –Extensive struggles with grounding did not affect the problem. –The FE boards use a PLL to recover the 60 MHz clock. Loss of lock generated a board reset – so the PLL “not-locked” signal was disconnected. This is evidence for a long, local disruption of the clock system. –Another problem was interference with the decoded clock modulation generating spurious control commands. “Fixed” problem by implementing a 10 μsec blanking signal during which the FE boards ignored any commands around beam crossing time. We do not understand the origin of this interference, and it might be far upstream. Since the rest of SLD already had beam synchronous readout, we might not have been sensitive to pickup. (VXD2 had preamps driving cables to an accessible area. Beam pickup was observed, but it was not a problem for data)