Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Slides:



Advertisements
Similar presentations
Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.
Advertisements

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Jet algorithm/FPGA and tests by Attila Hidvégi. Content Status of the jet algorithm Status of the jet-FPGA Different kind of tests FIO-scanning Summary.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.
Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer 1 JEM: Status and plans Production / commissioning Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
Larg. Week, April 2002, Electronics Meeting1 Progress Report On Electronics Activities in Paris Bertrand Laforge LPNHE Paris CNRS/IN2P3 – Universités Paris.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
S. Rave, U. Schäfer For L1Calo Mainz
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 12-May-2014.
Status and Improvements of TDCB project TDAQ working group meeting Andrea Burato (INFN Pisa) On behalf of TDCB working group.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Hi-pT Board Hi-pT ASIC Board Type Endcap-wire Endcap-Strip Forward Chikara Fukunaga (TMU)
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Status of NA62 straw electronics Webs Covers Services Readout.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
CMX Collection file for current diagrams 30-Apr-2014.
CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.
L1Calo Installation Status Murrough Landon, QMUL Level-1 Calorimeter Trigger (University of Birmingham, University of Heidelberg, University of Mainz,
L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
Generic Opto Link Demonstrator
Presentation transcript:

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans

Uli Schäfer 2 Modular design, nearly identical to JEM 1.2 (bug fixes only) Sum processor XC2V2000 Jet processor XC2V input modules (IM) TTCdec module Control Module (CM) CAN VME control Fan-out of configuration lines G-link readout module (RM) Pre-production: JEM1.3

Uli Schäfer 3 Pre-production daughter modules Input module 1.1 has added Vcc sensing via SMB bus and improved ground shield connections on SAMTEC sockets Readout module is the one that has been successfully used during the last few RAL tests, no modification required Control module 1.2 is currently under test. Previous design modified to allow for an additional FPGA configuration path : VME  JTAG

Uli Schäfer 4 Post-PRR JEM tests So far two test sessions at RAL in 2006  Latency reduction in input processor and jet processor  LVDS input cable mapping (FCAL mapping, tested w. PPM)  Modification of VME configuration path into FPGAs (JTAG) Further tests required.

Uli Schäfer 5 Towards pre-production tests : JEM inventory 4 JEM 1.0 main boards available 3 are fully working, 1 has short on TTCdec module connector (re-work possible) 1 JEM 1.1 main board, ok, except some LVDS links (re- work possible) 1 JEM 1.2 main board, fully working, 3 tracks needed to be fixed 16 working input modules available 4 working G-link modules available 1 ‘final’ control module available (required on JEM versions >1.0)

Uli Schäfer 6 JEM inventory – modules due soon Four JEMs under production: 4 JEM 1.3 main boards 16 Input 1.1 modules 4 G-link modules Due to tight schedule four control modules will be produced in-house as soon as design is verified

Uli Schäfer 7 Plans JEMs and daughter modules back from manufacturer next week Mechanical assembly and tests 2 weeks minimum Mechanical issue with JEM handles not yet resolved Where to test one crate of JEMs with LVDS inputs and readout into ROD ? JEM volume production 30 working days Production tests 2 weeks minimum  Production JEMs at CERN beginning of June