CHANNEL LENGTH AND WIDTH,

Slides:



Advertisements
Similar presentations
Transistors (MOSFETs)
Advertisements

Physical structure of a n-channel device:
BIJUNCTION TRANSISTOR
1 ELEC 422 Applied Integrated Circuit Design Section 2: MOS Fundamentals Chuping Liu [Adapted from Rabaey’s Digital Integrated Circuits, ©2003, J. Rabaey.
Chapter 6 The Field Effect Transistor
Chapter 5 Bipolar Junction Transistors
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture #26 Gate delays, MOS logic
Metal Semiconductor Field Effect Transistors
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 15 Lecture 15: Small Signal Modeling Prof. Niknejad.
Lecture #16 OUTLINE Diode analysis and applications continued
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
The metal-oxide field-effect transistor (MOSFET)
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Digital Integrated Circuits A Design Perspective
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Lecture 2: CMOS Transistor Theory
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 14 Lecture 14: Bipolar Junction Transistors Prof. Niknejad.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Chapter 28 Basic Transistor Theory. 2 Transistor Construction Bipolar Junction Transistor (BJT) –3 layers of doped semiconductor –2 p-n junctions –Layers.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
ENE 311 Lecture 10.
ECE 342 Electronic Circuits 2. MOS Transistors
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
EXAMPLE 10.1 OBJECTIVE Solution
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Chapter 4 Field-Effect Transistors
EE 334 Midterm Review. Diode: Why we need to understand diode? The base emitter junction of the BJT behaves as a forward bias diode in amplifying applications.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ECE 342 – Jose Schutt-Aine 1 ECE 242 Solid-State Devices & Circuits 15. Current Sources Jose E. Schutt-Aine Electrical & Computer Engineering University.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Chapter 1 Introduction to Electronics
HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
CMOS VLSI Design CMOS Transistor Theory
MOS Transistor Other handouts Project Description Other “assignments”
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
Introduction to CMOS VLSI Design CMOS Transistor Theory
BJT Bipolar Junction Transistors (BJT) Presented by D.Satishkumar Asst. Professor, Electrical & Electronics Engineering
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
ECE 333 Linear Electronics
COURSE NAME: SEMICONDUCTORS Course Code: PHYS 473 Week No. 5.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
LECTURE 1: BASIC BJT AMPLIFIER -AC ANALYSIS-
CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased
Lecture 4 Bipolar Junction Transistors (BJTs)
Recall Last Lecture Common collector Voltage gain and Current gain
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
MOSFETs - An Introduction
Lecture #15 OUTLINE Diode analysis and applications continued
9 Transistor Fundamentals.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

CHANNEL LENGTH AND WIDTH, CHAPTER 4 SERIES RESISTANCE, CHANNEL LENGTH AND WIDTH, AND THRESHOLD VOLTAGE

4.1 INTRODUCTION

Semiconductor devices is degraded by series resistance. Series resistance depends on semiconductor resistivity, contact resistance, and the geometrical factors.

4.2 PN JUNCTION DIODES

Current-Voltage

Equivalent circuit of a diode.

Log(Ι) versus V for a diode with series resistance. The upper dashed line is for rs=0

Open-Circuit Voltage Decay Open-circuit voltage decay of a pn junction showing the voltage discontinuity at t=0

Capacitance-Voltage 1. f low, such that 2πfrsC<<1, to obtain C 2. f high, such that 2πfrsC>>1, calculate rs from the data of Cm vs. f. 3. This method is used when DC method is unavailable, such as in MOS capacitor.

4.3 SCHOTTKY BARRIER DIODES

Series Resistance The method of extracting rs for pn diode can also be used for Schottky diode.

Norde function F is defined as: It can also be written as: For low voltage Irs<<V, dF/dV≒1/2-1=-1/2 For high voltage Irs ≒ V, dF/dV≒-1/2+1=1/2 Therefore, there exists a Fmin. From Fmin. to determine Vmin. and then find out Imin..

Another method is define H as: Plot H vs. I, the slope is rs and the intercept is nψB.

A modified Norde function is defined as: Plot F1 vs. V for different Temp., each curve has a F1min , which has a corresponding Vmin and Imin. Plot the left side of the above equation vs. q/kT, then n and A* can be extracted from the slope and the intercept, respectively.

4.4 SOLAR CELLS

SOLAR CELLS Equivalent circuit of a solar cell.

Multiple Light Intensities Current-voltage characteristic of a solar cell.

Series resistance determination of a solar cell.

For Idk=Iph=Isc

Constant Light Intensity This method (area method) is suitable for concentrator cells with high Iph, it overestimates rs at 1-sun. This method (area method) is suitable for concentrator cells with high Iph, it overestimates rs at 1-sun.

Constant Light Intensity For high intensity flash illumination method, neglecting rsh, I≒Voc/(RL+rs). By varying the load resistance RL at constant light intensity, we have RL should be on the order of rs.

Shunt Resistance Rewrite the above equation as

For rs<<rsh and Iscrs<<nkT/q, rs≒0.1Ω, Isc≦3mA it becomes At very low light intensities, the second term is neglected, then

4.5 BIPOLAR JUNCTION TRANSISTORS

BIPOLAR JUNCTION TRANSISTORS An npn bipolar junction transistor and its parasitic resistances. The base resistance is composed of intrinsic and extrinsic resistance.

Gummel plots showing the effects of emitter-base space -charge region recombination (n≈2), quasineutral region recombination (n≈1), and series resistance.

Emitter Resistance RE≒1Ω for discrete BJT and around 5~100Ω for IC transistors. Emitter resistance measurement setup and IB -VCE plot.

Emitter Resistance Another method is to supply current from B1 only, and no current flow through B2. Then VBE2=VBEeff+IERE. RE=(VBE2-VBEeff)/IE Where

Collector Resistance Common emitter output characteristics. The two lines show the limiting values of RC .

Base Resistance Plot ΔVBE/IB vs β has a slope of RE and an intercept on the ΔVBE/IB axis of RB+RE. But it is difficult to change β of a transistor without changing other parameters.

Base Resistance Rewrite the equation of IB in the following form Measured device characteristics for a self-aligned, high-speed digital BJT. The βmust be varied in this measurements, and RBi/β must be a constant.

Base Resistance The intrinsic base resistance for rectangular emitter with 1 contact is: RBi=RshiW/3L. The intrinsic base resistance for rectangular emitter with 2 contact is: RBi=RshiW/12L. Square emitter with contact on all sides: RBi=Rshi/32. (W=L) Circular emitter with contact all around: RBi=Rshi/8π.

Equivalent emitter-base portion of the “two-base contact” BJT.

Measured base resistance versus emitter window width as a function of base-emitter voltage. d is the deviation between emitter window and the effective base width. Rshi is a function of VBE due to base conductivity modulation.

Frequency Measurements on RB The input impedance circle method measures the Zin as a function of frequency. The real axis intersections give:

4.6 MOSFETs

Series Resistance and Channel Length— I-V ξ=0.37, 0.58, 0.75, 0.9; xch: channel thickness A MOSFET with source and drain resistances, (b) device cross section showing the actual gate length L and Leff =L-∆L with ∆L=2δL. The substrate resistance is not shown.

Method 1

Rm versus L as a function of gate voltage.

Short channel devices have a channel length dependent threshold voltage. VG↗, Leff ↗, RSD↘. Keep VG at a fixed value, change VT by changing VSB.

Method 2

Plot E vs. (VGS-VT) as a function of L

E versus (VGS –VT )as a function of gate length. These lines have intercept Ei and slope m; (b) Ei and m versus gate length. Ei=0 when L=ΔL, and m=RSD when L=ΔL. The slopes give μo and θ.

Method 3 (a)Rm versus 1/(VGS -VT), the slope is m=(L-ΔL)/WeffμoCox; Rmi=RSD+θm

(b) slope m versus L, the slope is 1/WeffμoCox, (c) Rmi versus m.

Method 4

Plot vs. VGS the intercept gives VT and the slope gives ko. Plot 1/ ko vs. L, the intercept gives ΔL. R’ is obtained from ID= ko(VGS-VT)(VDS-IDR’) Plot R’ vs. 1/ ko, the intercept gives RSD and the slope gives θ.

Method 5 For Vds1>>ID1RSD and Vds2>>ID2RSD Plot ID1/ID2 vs. (ID1-ID2), the slope is k1RSD/k2VDS, the intercept is k1/k2. If the assumption is not valid, then plot (VDS2/ID2-VDS1/ID1) vs. (VDS1/ID1), the intercept is RSD, the slope is (L2-L1)/(L1-ΔL) which gives ΔL.

Method 6 gm and gd are measured at linear region for VDS= 25~50mV. Define r as A long channel device with Lref and a short channel device with L are required. Define Δλ as Plot Δλ vs. (VGS-VT), the intercept is ΔL, and

Method 7 This shift and ratio method needs one large (Lo) and several constant width varying length (L) small devices. Redefine Rm as: Neglect the effect of dRDS/dVGS

Plot S vs. VGS for the large and one small devices to obtain L and VT Plot S vs. VGS for the large and one small devices to obtain L and VT. Shift the curve by δ and calculate r(VGS)=S(VGS)/S(VGS- δ). When δ=VT1-VT2 r is almost a constant, and the mobility will be identical, which yields :

The conventional I-V methods reach their limit when Leff≒0 The conventional I-V methods reach their limit when Leff≒0.1μm, because Rch is no longer a linear function of Leff due to short channel effects.

Drain Induced Barrier lowering (DIBL)

Channel Length--C-V

CGC –VGS curse; W=10μm, tox =10nm, NA =1.6×1017 cm-3 .

In order to determine the channel width, devices with constant length and varying width are used. The drain conductance is given by: Does a plot of gd vs. W gives ΔW? RS and RD varies with W!!

The drain current can be written by: Plot ID vs. W gives ΔW for ID=0. The measured drain resistance is: From which ΔW can be obtained.

Differentiating the above equation and define Plotting m vs. W gives ΔW. We may also use the oxide capacitance of constant length and varying width transistors to determine ΔW.

4.7 MESFETs AND MODFETs

MESFETs AND MODFETs Method 1 Cross section of a MODFET showing the various resistances. RG is the resistance of the wide band gap semiconductor.

Method 2 Define then the drain acts as a voltage probe. If ID=0, α≒0.5. For IG<<ID,

Method 3 Devices with various channel lengths are used, and operated in linear region. I-V measurements are made with one of the electrodes floating. When the gate is floating, the resistances are: With source floating,

Define where LG is the channel length, R and G are the resistance and conductance per unit length then

Plot of RGS (fg), RGD (fg), RSD (fg) versus 1/ RGS (fg). Reprinted after Azzam et al.(Ref.92) by permission of IEEE.

4.8 THRESHOLD VOLTAGE

THRESHOLD VOLTAGE ID -VGS curve of a MOSFET near the threshold voltage. Modeled using Leff 1.5μm, tox =25nm, VT,start =0.7V, VD =0.1V.

Threshold voltage determination by the linear extrapolation technique. VDS =0.1V, tox =5.6nm, W/L=20μm/20μm.

Plot (ID, sat)1/2 vs. VGS Plot gd/(gm)1/2 vs. VGS

m is a function of doping density Threshold voltage determination by the saturation extrapolation technique; tox=5.6nm, W/L=20μm/20μm.

Threshold voltage determination by the threshold drain current technique. (a) Measurement circuit, (b) experimental data; tox=5.6nm, W/L=20μm/20μm, VBS=0. Data courtesy of Y. B. Park, Arizona State University; MOSFET courtesy of J. Sanchez, Intel Corporation.

Threshold voltage determination by the subthreshold technique; tox=5.6nm, W/L=20μm/20μm.Data courtesy of Y. B. Park,

Drain Current Ratio

PSEUDO MOSFET