Design for Printability From Device to Circuit for Flexible Electronics Tsung-Ching (Jim) Huang Tim Cheng February 10th 2007.

Slides:



Advertisements
Similar presentations
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
Advertisements

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Chapter 10 Digital CMOS Logic Circuits
TTL (Transistor Transistor Logic).  Transistor Transistor logic or just TTL, logic gates are built around only transistors.  TTL was developed in 1965.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
Advance Nano Device Lab. Fundamentals of Modern VLSI Devices 2 nd Edition Yuan Taur and Tak H.Ning 0 Ch5. CMOS Performance Factors.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Magnetic sensors and logic gates Ling Zhou EE698A.
Lecture #24 Gates to circuits
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Physical States for Bits. Black Box Representations.
Outline Introduction – “Is there a limit?”
Lecture #25a OUTLINE Interconnect modeling
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Lecture #25 Timing issues
Reliability Analysis of Flexible Electronics: Case Study of Hydrogenated Amorphous Silicon (a-Si:H) TFT Scan Driver Tsung-Ching (Jim) Huang Tim Cheng Feb.
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
Digital logic families
Simple One and Two Input Logic Gates Truth Tables and Function Tables Based Upon 0 – 5 V.
MOS Inverter: Static Characteristics
DC/DC Converter with Transparent Electronics for application on Photovoltaic Panels Romano Torres 19th July Supervisor: Vitor Grade Tavares Second.
Organic Electronics Yousof Mortazavi VLSI Course Presentation December 2004.
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
Contemporary Logic Design Multi-Level Logic © R.H. Katz Transparency No. 5-1 Chapter # 2: Two-Level Combinational Logic Section Practical Matters.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Chapter 07 Electronic Analysis of CMOS Logic Gates
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Washington State University
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
Part 1. Background What are polymer electronics? What makes polymer so suited for electronic applications? Polymer Devices Applications and Areas of Research.
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS inverters
Static CMOS Logic Seating chart updates
Chapter 4: Secs ; Chapter 5: pp
T.-C. Jim Huang1 and K.-T. Tim Cheng2
CMOS VLSI Fabrication.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Dynamic Logic.
Ali Javey, SungWoo Nam, Robin S.Friedman, Hao Yan, and Charles M. Lieber Ting-Ta Yen.
CMOS technology and CMOS Logic gate. Transistors in microprocessors.
CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Input Stages for Radio Systems (Low Noise Amplifiers) (LNAs)
Universal Gate – NAND Universal Gate - NAND Digital Electronics
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Lecture 4 EGRE 254 1/26/09.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Chapter 10: IC Technology
Universal Gate – NAND Universal Gate - NAND Digital Electronics
JC Technology Logic Gates.
Chapter 10: IC Technology
KS4 Electricity – Electronic systems
Universal Gate – NOR Universal Gate - NOR Digital Electronics
ELECTRONIC SYSTEMS Note: There is no compulsory question set on Section 25 of the syllabus. Questions set on topics within Section 25 are always set as.
Chapter 10: IC Technology
Presentation transcript:

Design for Printability From Device to Circuit for Flexible Electronics Tsung-Ching (Jim) Huang Tim Cheng February 10th 2007

2 Outline Introduction Introduction Motivation – Why design with flexible electronics Motivation – Why design with flexible electronics Limitation – What difference from Si MOFET circuit design Limitation – What difference from Si MOFET circuit design  A-Si:H TFT  Organic TFT Robust Circuit Design for Flexible Electronics Robust Circuit Design for Flexible Electronics A-Si:H TFT A-Si:H TFT  Robust building blocks Organic TFT Organic TFT  Cell library design  Printable circuit layout

3 Why Design with Flexible Electronics Poly IC Polymer Vision Plastic LogicASU U. Tokyo

4 What Differences from Si MOFET Circuit Design Si MOFET A-Si:H TFT Organic TFT Process Temperature 1000 °C 200 °C < 100 °C ProcessTechnology Photolithography multi-layers w/via Photolithography Multi-layer w/via Roll-to-Roll & Ink-Jet w/o via Design Rule <= 90 nm 20 μm 50 μm SubstrateWaferGlass/Plastic Plastic/Metal Foil Device Type N-type & P-type N-typeP-type Mobility 1500 cm 2 /Vs 1 cm 2 /Vs 0.5 cm 2 /Vs Cost/AreaHighMediumLow LifetimeYearsMonthsDays

5 Outline Introduction Introduction Motivation – Why design with flexible electronics Motivation – Why design with flexible electronics Limitation – What difference from Si MOFET circuit design Limitation – What difference from Si MOFET circuit design  A-Si:H TFT  Organic TFT Robust Circuit Design for Flexible Electronics Robust Circuit Design for Flexible Electronics A-Si:H TFT A-Si:H TFT  Robust building blocks Organic TFT Organic TFT  Cell library design  Printable circuit layout

6 Pseudo-Complementary A-Si:H TFT Inverter

7 A-Si:H TFT Inverter Transfer Function ModelVDDVGGVSSN-TFT RPI (W50L5) 18 V V C-TFT RPI (W50L5) 18 V 21 V -2 V -2 V

8 Signal strength after propagation will diminish due to insufficient noise margin Insufficient for circuit design with a certain degree of complexity Output Reponses of N-TFT Inverter Chain

9 Output Reponses of C-TFT Inverter Chain Signal strength after propagation remains at the same level as input signal Sufficient for circuit design of higher complexity

10 Immunity to Threshold Voltage Variation V TH V TH ’ VGGVDDVSS 1.1 V 5.5 V 21 V 18 V -2 V

11 Compensation to Threshold Voltage Variation V TH V TH ’ VGGVDDVSS 1.1 V 5.5 V 29 V 18 V -2 V

12 Outline Introduction Introduction Motivation – Why design with flexible electronics Motivation – Why design with flexible electronics Limitation – What difference from Si MOFET circuit design Limitation – What difference from Si MOFET circuit design  A-Si:H TFT  Organic TFT Robust Circuit Design for Flexible Electronics Robust Circuit Design for Flexible Electronics A-Si:H TFT A-Si:H TFT  Robust building blocks Organic TFT Organic TFT  Cell library design  Printable circuit layout

13 ~ k Ω ~ pF Ref: M. Fadlallah et al, Plastic Logic, J. Applied Physics 2006 Published OTFT Model Top Gate Bottom Contact

14 Printed Passive Component Ref: D. Radinger et al, J. Electron Device ‘04 Physical dimension for high-impedance resistance: 1KΩ  2mm x 1mm (190ºC, 1-layer) 50 μm drop size Resistance Capacitance Ink-jetted resistance normally can have much higher value than standard clean-room process High impedance resistance can be beneficial in implementing pseudo-complementary design

15 Pseudo-Complementary OTFT Inverter Ratio-less LogicModelVDDVSSVGGR AMI 0.6 μm 3.3 V 0 V -1 V 1 k Ω PMOS together with necessary series resistance is used for OTFT equivalent model

16 Inverter Layout 1 Unit = 50 μm 32 Units 46 Units

17 Output Response to Threshold Voltage Variation PC-OTFT exhibits robustness again V TH variation due to electrical or chemical degradation

18 Output Response of Inverter Chain Signal propagation will not diminish in PC-OTFT inverter design because of ratio-less design After 10-stage signal propagation, ordinary OTFT inverter can not generate the same signal strength

19 2-Input NAND Layout 85 Units79 Units

20 3-Input NAND Layout 115 Units 90 Units

21 2-Input NOR Layout 79 Units61 Units

22 PC-OTFT D Flip-Flop Output Response D-FF composed of PC-OTFT NAND gates exhibits good noise-margin in output response

23 2-Bit ROM Layout 89 Units 79 Units Ex1. Input [ ]  Output [ ] Ex2. Input [ ]  Output [ ]

24 Summary Flexible electronics technology is now emerging and more commercial applications will become available Flexible electronics technology is now emerging and more commercial applications will become available Low-cost, bendable, thin-film, and light-weight properties are highly desirable in consumer electronics Low-cost, bendable, thin-film, and light-weight properties are highly desirable in consumer electronics Circuit reliability and lifetime remain to be the biggest challenges to make wide use and market penetration Circuit reliability and lifetime remain to be the biggest challenges to make wide use and market penetration Novel circuit building blocks and printable layout are demonstrated to extend circuit lifetime Novel circuit building blocks and printable layout are demonstrated to extend circuit lifetime Significant innovations in material/device/design/testing area are still required Significant innovations in material/device/design/testing area are still required

25 Q & A Thank you for your attention !!