1 Optimizing multi-processor system composition Characterization Presentation November 20 th – 2007 Performing: Isaac Yarom Supervising: Mony Orbach Annual.

Slides:



Advertisements
Similar presentations
Vector Processing as a Soft-core CPU Accelerator Jason Yu, Guy Lemieux, Chris Eagleston {jasony, lemieux, University of British Columbia.
Advertisements

Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Final Presentation Packet I/O Software Management Application PISMA® Supervisor: Mony Orbach D0317 One-Semester Project Liran Tzafri Michael Gartsbein.
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Midterm Presentation 24/05/04 Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Instructor: Mr. Mony Orbach Technion – Israel Institute Of.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Multicore experiment: Plurality Hypercore Processor Performed by: Anton Fulman Ze’ev Zilberman Supervised by: Mony Orbach Characterization presentation.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Systems Engineering of Software-Intensive Systems 1.
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
Study Tips for COP 4531 Ashok Srinivasan Computer Science, Florida State University Aim: To suggest learning techniques that will help you do well in this.
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
NIMIA October 2001, Crema, Italy - Vincenzo Piuri, University of Milan, Italy NEURAL NETWORKS FOR SENSORS AND MEASUREMENT SYSTEMS Part II Vincenzo.
IV. Implementation system by Hardware Fig.3 Experimental system.
Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs Prasad Subramanian, Brandon Eames, Department of Electrical Engineering,
NIOS II Ethernet Communication Final Presentation
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Ethernet Bomber Ethernet Packet Generator for network analysis
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Neta Peled & Hillel Mendelson Supervisor: Mike Sumszyk Annual project אביב תשס " ט.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Overview of Socio-cognitive Engineering General requirements Theory of Use Design Concept Contextual Studies Task model Design space System specification.
OPTIMIZING A MULTI- PROCESSOR SYSTEM Performing: Isaac Yarom Supervised by: Mony Orbach 15/5/2008 Annual Project – Semester A (2007-1) Mid-term presentation.
Statement Of Work Define static processor, DSP Profiles, memory and bus architectures. Define interconnections between DLX and DSP processors while helping.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
Parallel accelerator project Final presentation Summer 2008 Student Vitaly Zakharenko Supervisor Inna Rivkin Duration semester.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Outline System diagram Goal Schedule System Diagram RamDisk Flash Memory HardDisk Interface (Virtualization) Input (Configurations, Trace ) Input.
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
Lab 1: Using NIOS II processor for code execution on FPGA
ECE354 Embedded Systems Introduction C Andras Moritz.
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Chapter 6: CPU Scheduling
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
Module 5: CPU Scheduling
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
3: CPU Scheduling Basic Concepts Scheduling Criteria
Chapter 5: CPU Scheduling
Chapter 6: CPU Scheduling
Architecture & System Performance
A small SOPC-based aircraft autopilot system that contains an FPGA with a Nios processor core, a DSP processor, and memory is seen above. The bottom sensor.
Welcome to the FPGA Tools Course Agenda
Chapter 6: CPU Scheduling
NetPerL Seminar Hardware/Software Co-Design
Module 5: CPU Scheduling
Chapter 6: CPU Scheduling
Module 5: CPU Scheduling
Presentation transcript:

1 Optimizing multi-processor system composition Characterization Presentation November 20 th – 2007 Performing: Isaac Yarom Supervising: Mony Orbach Annual project – Semester A (2007-1)

2 General  A few teams from HS DSL are developing a multi-processors system that implements a recognition algorithm (D0417, D0317, D0136).  The system is design as SOPC using: Gidel ProcstarII ® Altera FPGA, implementing NiosII ® soft core based accelerators.  System will be ready at the start of

3 General - The System

4 General o SOPC design provides us flexibility in later stages of the design process. o More hardware equals greater throughput. o Main constraint is fixed limited area for hardware upon the FPGA.

5 Working environment  Sampling vectors (2048B needs to be checked too) - derived from specification document. Arrive at fixed rate.  NiosII ® configurations might differ in cache size and C2H Effecting throughput Effecting Area  Area is limited and fixed for system

6 Project Goals  Developing and implementing performance study methods. Constraint is FPGA area. This will limit number of configuration to study. Determining composition of NiosII ® cores for optimal system:  Symmetric/Asymmetric system  NiosII Configuration  Memory defined for each NiosII  Optimizing the given system using the developed methods.

7 Requirments  The NiosII ® processors need to be categorized by cache size and area needed.  Designed and validated NiosII ® processor (and algorithm) for basic configuration (1024B cache). Other configurations need to be setup in this project.  SWITCH must support at least one basic algorithm for using asymmetric cores.

8 Project expected outcomes Performance evaluation methods and tools  Might be integrated with Host software. Software model (non functional simulator) + results  Recommendations for system configurations to check out in hardware Dummy-system (+ performance study) Interface between SWITCH and NiosII ® will include fields to allow system asymmetric configuration.  Nice to have: Theoretical analytical recommendations for hardware systems to check

9 Project expected outcomes  “ Starting point ” : Basic system  Configurable NiosII ® cores  Configurable SWITCH Performance evaluation methods and tools Software model + recommendations  Outcomes: Performance study for 2-3 configurations Optimized system

10 Workflow (2007-1)

11 Workflow (2007-2)

12 Schedule until midterm