Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.

Slides:

Advertisements

Similar presentations

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.

GOLD down the drain Uli Schäfer 1 What’s left after Heidelberg.

Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

High-speed optical links and processors for the ATLAS Level-1 Calorimeter Trigger upgrade B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz,

ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -

GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.

Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.

Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.

Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.

Hardware status GOLD Update 02 Feb Uli Schäfer 1.

Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.

Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.

Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.

Uli Schäfer 1 (Not just) Backplane transmission options.

Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.

Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.

Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)

Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.

Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.

Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Uli Schäfer 1 (Not just) Backplane transmission options.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *

FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.

Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.

L1Topo Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, S.Krause, S.Moritz, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.

Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.

L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.

Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.

CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,

CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

JFEX Uli Schäfer 1. Constraints & Numerology Assumption: one crate, several modules. Each module covers full phi, limited eta range Data sharing with.

JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

L1Calo Status Report 15 October 2015Ian Brawn, on behalf of L1Calo1.

JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.

16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.

L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.

CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.

GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.

Multi-Gigabit transmission BLT  GOLD Andreas Ebling, Isabel Koltermann, Jonas Kunze Andi Ebling 1.

Uli Schäfer 1 Mainz R&D activities. Uli Schäfer 2 MZ R&D BLT has been built and tested (backplane transmission only). A few minor issues were found. Possible.

ATLAS calorimeter and topological trigger upgrades for Phase 1

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

Generic Opto Link Demonstrator

Possibilities for CPM firmware upgrade

Run-2  Phase-1  Phase-2 Uli / Mainz

(Not just) Backplane transmission options

Presentation transcript:

Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status

Uli Schäfer 2 News from MZ People working on L1Calo upgrade: Bruno Bauß (hardware design) Marius Groll (project management, physics) Uli Schäfer Christian Schröder (firmware, software) Stefan Tapprogge Kim Temming (firmware, software) Test lab being set up for work on high speed links Sampling scope w. 30 GHz TDR probes High speed clock recovery unit (12.5Gb/s) ATCA /TCA crates (soon) High bandwidth real-time scope (soon) Improvements on PCB / assembly facilities planned

Uli Schäfer 3 backplane merger line transmission tests Scope shot of a sink terminated 320Mb/s CMOS signal having travelled the full length of the backplane looks promising  Build a module capable of bit error rate tests on all 400 merger lines arriving in a CMM slot

Uli Schäfer 4 BLT – backplane / link tester Backplane / link tester module design under way Fits in CMM slot Connects all 400 merger lines into one FPGA (XC5VFX70T) Parallel termination to half rail voltage possible (soldering option) for data rates up to 320 Mb/s TTC clock recovery and cleanup, based on successfully operated jitter cleaner module VME –– controlled 1*SNAP12 transmitter (6.25 Gb/s * 12) 1*SNAP12 receiver

Uli Schäfer 5 5 BLT block diagram – clock conditioning clock scheme based on forwarded clocks plus centrally distributed LHC / TTC clock  jitter reduction required  Tested already on stand-alone board Peak-to-Peak jitter ~8 ps RMS jitter ~700 fs Peak-to-Peak jitter ~350 ps  Sufficient to run 6.5 Gbps

Uli Schäfer 6 BLT hardware status Schematic capture finished by mid December, see Layout under way (12 layer PCB) High speed links, clocks, merger lines hand routed (30% done) VME and controls will be auto routed No PCB manufacturer / assembly company chosen yet. Will take some time to get feedback on PCB production and assembly related issues Assembled boards available end February (unless we throw a lot more money at the project) High speed link tests might have to wait since our previous supplier for high-speed opto links pulled out of SNAP12 business.

Uli Schäfer 7 BLT firmware status Some JEM code might be re-used (VME interface) Jitter cleaner control firmware available (Christian) Kim started work on bit error rate firmware