Offering the freedom to design solutions Sundance PXIe Solution.

Slides:



Advertisements
Similar presentations
Motherboard Components Used for Communication Among Devices
Advertisements

StackPC Stackable Computers
Sundance Multiprocessor Technology 3U PXI express Instrumentation, Test and measurement, Embedded vision, and Real-time solutions.
NIDays 2007 Worldwide Virtual Instrumentation Conference
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Sundance Multiprocessor Technology SMT702 + SMT712.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
ESODAC Study for a new ESO Detector Array Controller.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
PCI/104 Explanation and Uses in Test Program Set Development.
Understanding Computers: Today and Tomorrow, 13th Edition 1 The Motherboard Computer chip: Circuit board: Motherboard or system board: –All devices must.
Xcube Recorder Chris Phillips. X-cube Data Logger 100% COTS hardware recorder 16 Gbps capability – 32 Gbps possible – External replaceable storage modules.
 Model: ASUS SABERTOOTH Z77 Intel Series 7 Motherboard – ATX, Socket H2 (LGA115), Intel Z77 Express, 1866MHz DDR3, SATA III (6Gb/s), RAID, 8-CH Audio,
Computer Design Weber.
| | Michele Kasza VP Sales October 30, 2009.
Computer Design Corby Milliron. Mother Board specs Model: Processor Socket Intel Processor Interface LGA1150 Form Factor ATX Processors Supported 4th.
First Paper in 1984 on FADCS FADC Cost Power RAM Power ECL TTL Narrow & Deep Need: Wide & Shallow More Expensive then FADC.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Figure 1-2 Inside the computer case
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
Confidential 1 SpecificationsFeatures ProcessorFreescale MPC8640 Single 1 GHz DDRAMDual channel DDR2 with ECC, 512 MB (expandable up to 2GB) Flash.
PR-DLS Motherboard Training for TSD & RMA engineers.
Computer Design Julie Hiles. Motherboard  Model: Intel LGA155  Supported Processor’s: Celeron, Pentium, Intel 3rd generation core i3 processor, Intel.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
SoftPLC In TealwareTM SoftPLC ProcessorsTM Hardbook SoftPLC’s
Computer Anatomy Chin-Sung Lin Eleanor Roosevelt High School.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 30 – PC Architecture.
Computer Architecture Project
2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
LCLS Control Group Power Supply Control Power Supply System Cost Possible solutions Embedded micro IOC MacNair’s solution PSI solution SNS solution.
Industrial Controls Engineering Department First CERN PXI Users Group meeting 19 th October 2011 – Hubert REYMOND – EN/ICE 1.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
By Joe moss. Why Should I care? You should care because with this guide you could make a pc that usally cost 1000$ for almost half that by building it.
Offering the freedom to design solutions Sundance OEM Solution.
Total Embedded Solutions SubSystems. Total Embedded Solutions SubSystems Agenda SSD Background Embedded Products –MIPS based processor products –I/O cards.
LACEY ANDERSON PERIOD2 Computer Design. Motherboard Model: GA-Z77-DS3H Supported Processor(s):  2nd generation Intel® Core™ i3  2nd generation Intel®
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products
 System Requirements are the prerequisites needed in order for a software or any other resources to execute efficiently.  Most software defines two.
PXI-Based Hybrid Test Systems Nick Hickford UK Sales Manager, Pickering Interfaces
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Fast Digitizers ACAS Workshop, December 2010 Greg Tate Agilent Technologies Asia-Pacific Business Manager Modular Product Operations.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
PXI and PXIe for Real-Time Applications
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.
AMC13 Project Status E. Hazen - Boston University
High Speed Control System with PCIeXpress & FPGA
AMC13 Status Report AMC13 Update.
Cluster Active Archive
3U CompactPCI board based on 4th Generation Intel® Core™ processor
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
Commodity Flash ADC-FPGA Based Electronics for an
Introduction to Single Board Computer
Presentation transcript:

Offering the freedom to design solutions Sundance PXIe Solution

PXIe Background: Created in 2006 by National Instrument: Created in 2006 by National Instrument: –Migration from PXI (66MHz/32-bit 3U cPCI) generation to PCI Express (8 lanes) –Increase the life-time of peripherals, Host controllers, I/O cards, racks/chassis, etc Host controllersracks/chassisHost controllersracks/chassis –Hybrid solution or PXIe Switch-Matrix backplanes –PXI Express Specification Tutorial Tutorial –PXIe FAQ PXIe FAQPXIe FAQ

PXIe Virtex-5 FPGA/SLB Card SMT700 Xilinx Virtex 5 FF1136 package Supports: LX50T/LX110T/SX50T/SX95T Speed Grade -1 as standard 64Mbytes Flash 1Gbytes On-board Memory 4 16-bit wide devices 220MHz DDR2 Max speed 3.5Gbytes/sec Host-Bus Interfaces 8-lanes PXIe, 2.5Gb/s PXI Control, Trigger 32-bit 66MHz Optional LVTTL Interface Sundance High Speed Bus Sundance Local Bus 120 I/O lines Custom-front Panels External Interfaces RJ45 1Gb Ethernet USB2.0 Controller SATA Interface 2.5GHz Fibre Interface

PXIe Accelerate FPGA Card SMT701 Xilinx Virtex 5 FF1136 package Supports: LX50T/LX110T/SX50T/SX95T Speed Grade -1 as standard 64Mbytes Flash 2Gbytes On-board Memory 4 16-bit wide devices 220MHz DDR2 Max speed 3.5Gbytes/sec Host-Bus Interfaces 8-lanes PXIe, 2.5Gb/s PXI Control, Trigger 32-bit 66MHz Optional LVTTL Interface Sundance High Speed Bus External Interfaces Aeroflex 64-pins LVDS USB2.0 Controller SATA Interface

PXIe TIM Carrier Card SMT710 Xilinx Virtex 5 FF1136 package Supports: LX50T/LX110T/SX50T/SX95T Speed Grade -1 as standard 64Mbytes Flash 1Gbytes On-board Memory 4 16-bit wide devices 220MHz DDR2 Max speed 3.5Gbytes/sec Host-Bus Interfaces 8-lanes PXIe, 2.5Gb/s PXI Control, Trigger 32-bit 66MHz Optional LVTTL Interface Sundance High Speed Bus Sundance TIM Module slot 120 I/O lines Custom-front Panels External Interfaces RJ45 1Gb Ethernet USB2.0 Controller SATA Interface 2.5GHz Fibre Interface

PXIe Dual 3GHz ADC Card SMT702 Xilinx Virtex 5 FF1136 package Supports: LX110T-3 Optional, SX Mbytes Flash 1Gbytes On-board Memory 4 16-bit wide devices 2 Banks of ADC Storage 250MHz DDR2 Max speed 3.5Gbytes/sec Host-Bus Interfaces 8-lanes PXIe, 2.5Gb/s PXI Control, Trigger 32-bit 66MHz Optional LVTTL Interface Sundance High Speed Bus Sundance High-Speed Bus 60 I/O lines Custom-front Panels External Interfaces Dual ADC, 3 GHz, 8-bit Clock Distribution SATA Interfaces

PXIe Dual DAC 2.3GHz Card SMT712 Xilinx Virtex 5 FF1136 package Supports: LX110T-3 Optional, SX Mbytes Flash 1Gbytes On-board Memory 4 16-bit wide devices 2 Banks of ADC Storage 300MHz DDR2 Max speed 3.5Gbytes/sec Host-Bus Interfaces 8-lanes PXIe, 2.5Gb/s PXI Control, Trigger 32-bit 66MHz Optional LVTTL Interface Sundance High Speed Bus Sundance High-Speed Bus 60 I/O lines Custom-front Panels External Interfaces Dual DAC, 2.3 GHz, 12-bit Clock Distribution SATA Interfaces

PXIe Dual DAC Board SMT712 Sundance Local Bus LVDS Expansion Power connector Custom front-panels Takes Second Slot 2 lanes of Fibre Modules 2.5 Gigabit 2 lanes of SATA Interface 1.5 Gigabits Harddisk Interface 2.5 Gigabits Inter-board Interface 1Gigabit Ethernet Interface 1Gbytes On-board Memory 4 16-bit wide devices 220MHz DDR2 Max speed 3.5Gbytes/sec USB 2.0 Interface 4 lanes Rocket Serial Link 2.5 Gigabits 32-bit 66MHz