An Equivalent Circuit Model for a Faraday Cage Substrate Crosstalk Isolation Structure Joyce H. Wu ( ) and Jesús A. del Alamo Massachusetts.

Slides:



Advertisements
Similar presentations
EELE 461/561 – Digital System Design
Advertisements

ENE 428 Microwave Engineering
Design of a Low-Noise 24 GHz Receiver Using MMICs Eric Tollefson, Rose-Hulman Institute of Technology Advisor: Dr. L. Wilson Pearson.
Claudio Truzzi, Ph.D. Alchimer
IWORID 2004, University of Glasgow 30  m Spacing 519-Electrode Arrays for In-Vitro Retinal Studies Debbie Gunning K. Mathieson 1, C. Adams 1, W. Cunningham.
MetalMUMPs Process Flow
Design and Simulation of a MEMS Piezoelectric Micropump Alarbi Elhashmi, Salah Al-Zghoul, Advisor: Prof. Xingguo Xiong Department of Biomedical Engineering,
Magnetic Microactuators for Liver Collagen Removal MAE 268/MATS 254: MEMS Materials, Fabrication and Applications Professor Bandaru, Professor Jin, Professor.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Chapter 23 Capacitance.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
ELECTRICAL POROUS SILICON MICROARRAY FOR DNA HYBRIDIZATION DETECTION M. Archer*, D. Persaud**, K. D Hirschman**, M. Christophersen* and P. M Fauchet* *Center.
Lecture #25a OUTLINE Interconnect modeling
Applications: Angular Rate Sensors (cont’d)
MEMS Cell Adhesion Device Andrea Ho Mark Locascio Owen Loh Lapo Mori December 1, 2006.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
RF MEMS devices Prof. Dr. Wajiha Shah. OUTLINE  Use of RF MEMS devices in wireless and satellite communication system. 1. MEMS variable capacitor (tuning.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
McGill Nanotools Microfabrication Processes
Fabrication of Active Matrix (STEM) Detectors
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
How to achieve a homogeneous sensitivity in THz detector arrays
Comparison of various TSV technology
Silicon detector processing and technology: Part II
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
1 M. Chitteboyina, D. Butler and Z. Celik-Butler, Nanotechnology Research and Teaching Facility University of Texas at Arlington
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
IC Fabrication/Process
Micro/Nanofabrication
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 
Chapter 4: Secs ; Chapter 5: pp
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
ENE 428 Microwave Engineering
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Trieste, 8-10 November 1999 CMOS technology1 Design rules The limitations of the patterning process give rise to a set of mask design guidelines called.
Metal-insulator-metal metamaterial absorbers consisting of proximity-coupled resonators with the control of the fundamental and the second-order frequencies.
Progress in Fabrication and Analysis of Uni-travelling Carrier Photodiodes C. Graham, M. Natrella, A. J. Seeds Department of Electronic and Electrical.
The medipix3 TSV project
Electrostatic FEA of the Ground Plane Features Bo Yu Sept. 14, 2015.
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Microwave Properties of Magnetic Nanowire Arrays Acknowledgments This work was supported by the National Science Foundation, through Grant No. ECCS
Smith Chart & Matching Anurag Nigam.
Manufacturing Process I
Temperature Sensors on Flexible Substrates
Layout and fabrication of CMOS circuits
MEMS Two-Phase Vapor Escape Heat Exchanger
Chapter 1 & Chapter 3.
Microwave Devices - Microwave Passive Devices I - 6
MEMS, Fabrication Cody Laudenbach.
Fab. Example: Piezoelectric Force Sensor (1)
Report from CNM activities
SCUBA-2 Detector Technology Development
An Equivalent Circuit Model Substrate Crosstalk Isolation Structure
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
ENE 429 Antenna and Transmission lines Theory
Memscap - A publicly traded MEMS company
ENE 429 Antenna and Transmission lines Theory
Manufacturing Process I
Metamaterials Fabrication
Manufacturing Process I
Add nitride Silicon Substrate
Chapter 5.2 Chapter 5.3 SINGLE-STUB TUNING DOUBLE-STUB TUNING
ENE 428 Microwave Engineering
Presentation transcript:

An Equivalent Circuit Model for a Faraday Cage Substrate Crosstalk Isolation Structure Joyce H. Wu ( ) and Jesús A. del Alamo Massachusetts Institute of Technology Faraday cage TransmitterReceiver 70 µm Substrate via 200 µm Deep reactive ion etch (DRIE) Silicon nitride barrier liner Electroplated Cu fills via Substrate-Via Technology Key Features 12 µm Cu Si 12 µm x 100 µm vias before Cu CMP step (aspect ratio = 8) Faraday Cage Isolation Structure Technology Faraday Cage Test StructureReference Test Structures Measurements Substrate Via Model: RvRv LvLv Z 11 Substrate-Via Impedance Faraday Cage Substrate Noise Isolation 100 µm Ground Signal System-on-Chip Substrate crosstalk is considered one of the biggest problems in mixed-signal circuits Motivation Si Grounded via Cu ground plane Al Silicon nitride Noisy or sensitive devices/circuits A/D Digital Logic Analog/RF Noisy Substrate Fabrication (2) DRIE through the substrate (3) photoresist strip, silicon nitride deposition from front and backside (4) e-beam deposition of Ta-Ti-Cu seed on backside (5) Cu electro- plating to close bottom of via (7) Cu CMP frontside for a flush surface (8) Al e-beam deposition and patterning to form contact to via Si substrate Al Cu Silicon nitride Ta-Ti-Cu seed µm (1) photoresist mask patterning (6) Cu electro- plating to fill via 1 GHz: 41 dB improvement 10 GHz: 30 dB improvement 50 GHz: 16 dB improvement At 100 µm distance, on average: Substrate thickness=77 µm Separation dist.=100 µm Via separation=10 µm Via diameter=10 µm Faraday Cage Air Reference Re(Z 11 ) Im(Z 11 ) Simulation Measured Faraday cage

Equivalent circuit lumped-element values Imag S 21 Measured Simulation Real Equivalent Circuit Model Reference StructureReference Structure with center split Simulations Comparison of Measurement and Simulation Increase Tx-Rx separation distance Increase via spacing Developed a simple, lumped- element equivalent circuit model Model matches experimental data into mm-wave regime Model will be useful to evaluate substrate noise isolation schemes in actual circuits Simple model matches data well (including real and imaginary S 21 ) Range of R v and L v consistent with measured values Spread of R v and L v of substrate via accounts for spread in S 21 of Faraday cage Increasing pad separation reduces substrate noise  R 1 and  C 1 to account for greater pad separation Increasing via spacing reduces substrate noise isolation Effectiveness of R v -L v shunt is reduced due to fewer vias Only need to increase R v -L v values for larger via spacing Faraday Cage Structure 10-µm via spacing 70-µm via spacing Simulation Measured R2R2 R2R2 R1R1 C1C1 R3R3 C3C3 R3R3 C3C3 C pad R1R1 C1C1 100-µm transmitter-receiver separation RrRr CrCr R2R2 R2R2 R3R3 C3C3 R3R3 C3C3 C pad R r = 5 k  C r = 3 fF R 1 = 2.5 k  C 1 = 6 fF R v =25 Ω L v =50 pH R v =1 kΩ L v =500 pH R v =250 Ω L v =200 pH R v =70 Ω L v =70 pH Reference Faraday Cage Simulation Measured Change only R v and L v to evolve from reference to Faraday cage structure R2R2 R2R2 R1R1 C1C1 R3R3 C3C3 R3R3 C3C3 C pad R1R1 C1C1 RvRv LvLv 100-µm transmitter-receiver separation Reference Faraday Cage Simulation Measured 100-µm pad separation Simulation Measured Faraday Cage Reference 100-µm 200-µm 100-µm 200-µm Conclusions C 1 = 2C r R 1 = RrRr 2 Add series R v and L v of via Model unchanged by split R 1 = 2.5 k  C 1 = 6 fF R v =45 Ω L v =30 pH R v =20 Ω L v =30 pH