Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Computer Science 210 Computer Organization Clocks and Memory Elements.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
Latches and Flip-Flops Discussion D8.1 Section 13-9.
Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:江長庭、柯俊先.
Logic Experiment 4 老師:伍紹勳 助教:江長庭 鄭仲傑.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭 有情助教:蔡東倫.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:江長庭、柯俊先.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
7. Latches and Flip-Flops Digital Computer Logic.
Sequential Logic Circuit Design Eng.Maha Alqubali.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
Digital Logic Vol. 2 Presented by Leo Pleše ScienceUp.org.
Computer Science 210 Computer Organization
Flip Flops.
ECE 3130 – Digital Electronics and Design
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
FLIP FLOPS.
Flip Flop.
Computer Science 210 Computer Organization
Yee-Wing Hsieh Steve Jacobs
Sequential logic circuits
Chapter 6 -- Introduction to Sequential Devices
Computer Science 210 Computer Organization
Excitation Vectors Input Combinational Logic Memory Output States.
Dr. Clincy Professor of CS
Excitation Vectors Input Combinational Logic Memory Output States.
1) Latched, initial state Q =1
Flip-Flops.
Flip Flops Unit-4.
CMPE212 Discussion 11/21/2014 Patrick Sykes
Presentation transcript:

Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭

Rise and rise again until lambs become lions Outlines Sequential logic circuits – Memory and Clock SR latch D Flip-Flop Lab

Rise and rise again until lambs become lions Sequential logic circuits Combinational logic circuits – depends only on current inputs Sequential logic circuits – depends on past and current inputs Memory and Clock!!

Rise and rise again until lambs become lions SR Latch SR Latch (Memory) – Steady state results R S Q Q’ InputFunction S = 1 , R = 0Set ( Q 設為 1 ) S = 0 , R = 1Reset ( Q 設為 0 ) S = 1 , R = 1Hold ( Q 保持不變 ) S = 0 , R = 0 不被允許的輸入 R S Q Q’ R S Q R S Q 1 1 Q

Rise and rise again until lambs become lions Clock When to set and reset How to synchronize devices with memory – Positive (rising) edge triggered – Negative (falling) edge triggered time

Rise and rise again until lambs become lions Flip Flops Input type – SR 、 D 、 JK 、 T Trigger type – Rising(positive)-edge – Falling(negative)-edge

Rise and rise again until lambs become lions D-type positive edge triggered FF R S D Clock Q Q’ SR Latch

Rise and rise again until lambs become lions D Flip Flop R S D Clock Clock = 1, D: X->X’ R S D Clock Clock: 0->1 R S D Clock Clock = X’ X 0->1 1->X’ 1->X X’ X X 1 X X’->1 X->X X X->X’ S, R = 1  Hold S = X, R = X’  Set the latchas X S, R will not change with D

Rise and rise again until lambs become lions Lab Today’s target: D-type positive edge triggered Flip-Flop IC : 7400 (NAND) x 2 、 LED x 1 How to realize three-inputs NANDs with two-inputs NANDs? 3