MIPM and MFW Update 8/6/2008. IPM P-Bar Transfer Spec.

Slides:



Advertisements
Similar presentations
Practical Caches COMP25212 cache 3. Learning Objectives To understand: –Additional Control Bits in Cache Lines –Cache Line Size Tradeoffs –Separate I&D.
Advertisements

Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
1. What problems we would have during:  Insertion  Deletion  Update 2.
DMA Direct memory access  Problems with programmed I/O  Processor wastes time polling  In our example I.Waiting for a key to be pressed, II.Waiting.
+======-========-========-========-========-========-========-========-========+ | Bit| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |Byte | | | | | | | | | |======+=======================================================================|
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Virtual Memory BY JEMINI ISLAM. What is Virtual Memory Virtual memory is a memory management system that gives a computer the appearance of having more.
CS 140 Lecture Notes: Virtual MemorySlide 1 Load-Time Relocation Process 1 0 ∞ Process 3 Operating System Process 6.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
LAN SYSTEMS. GIGABIT ETHERNET Gigabit Ethernet protocol (1000 Mbps). The IEEE committee calls the Standard 802.3z. The goals of the Gigabit Ethernet design.
F Tevatron Software Digital Receiver Beam Line Tuner Vic Scarpine Instrumentation Instrumentation Meeting July 13, 2005.
MSP432™ MCUs Training Part 5: Digital Peripherals
How to ? Subnetting. Scenario How Many Networks? 2 How Many Network addresses are required? 2 Addresses Used: subnet mask
C.S. Choy95 COMPUTER ORGANIZATION Logic Design Skill to design digital components JAVA Language Skill to program a computer Computer Organization Skill.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Paging Examples Assume a page size of 1K and a 15-bit logical address space. How many pages are in the system?
13.6 Representing Block and Record Addresses
Advisor: Quincy Wu Speaker: Kuan-Ta Lu Date: Aug. 19, 2010
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
3/14/2007AD/Instrumentation Department Jim Zagel 1 MFW Update 3/14/07 Latest problems RFT Looses Phase Lock –Real 53 MHz connected to the RFT at MI-10.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
12/8/20151 Operating Systems Design (CS 423) Elsa L Gunter 2112 SC, UIUC Based on slides by Roy Campbell, Sam King,
Operating Systems Unit 7: – Virtual Memory organization Operating Systems.
Flying Wire Update Feb 4, TEV E-11H Motor Failure Rotor coil overheated and shorted to ground. Stator Magnets.
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
New IP Drivers using drvIpac Module Driver:CANopen Carrier Driver:GPFC drvIpac ?? CANopen Tip810 CAN Tip810 mv162GPFCatc40vipc310vipc616 Module driver.
CLAS12 Trigger System part1: Level1 EC Revision 1, Feb 7, 2007.
PLC ARCHITECTURE – Memory 2 by Dr. Amin Danial Asham.
Direct Memory Access (DMA). DMA Features  7 independently configurable channels  Software programmable priorities: Very high, High, Medium or Low. 
Inside the dsPIC33FJ256GP710. Let’s call it a dsPIC33 PIC uC series made by Microchip Compiler, simulator, other goodies are free Programmable in C Can.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
12/06/2006 MFW. 12/06/2006 P-Bar Injection 12/06/2006 MFW Latest problems stem from RFT Module loosing phase lock. Greg Vogel informs us that the “real.
Representing Block & Record Addresses
Files An operating system, maintains descriptive information about files in a data structure called a file descriptor. NameDeletion control Storage Organization.
10/5/2005 jrz1 Not quite “All” you want to know about Flying Wires At Fermilab Jim Zagel 10/5/2005.
Allocation Methods An allocation method refers to how disk blocks are allocated for files: Contiguous allocation Linked allocation Indexed allocation.
CPSC 231 Secondary storage (D.H.)1 Learning Objectives Understanding disk organization. Sectors, clusters and extents. Fragmentation. Disk access time.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
CS 140 Lecture Notes: Virtual MemorySlide 1 Load-Time Relocation Process 1 0 ∞ Process 3 Operating System Process 6.
MFW and IPM Update Jim Zagel 5/14/ Vertical Broken Fork After mounting new filament we attempted to align it to parallel the central shaft and.
ADC 1 Analog to Digital Converter. ADC 2 ADC Features n General Features -Supports 8 or 10-bit resolution Modes, -Track period fully programmable up to.
Memory Management memory hierarchy programs exhibit locality of reference - non-uniform reference patterns temporal locality - a program that references.
Controller Area Network
1 Record Modifications Chapter 13 Section 13.8 Neha Samant CS 257 (Section II) Id 222.
ARM Cortex M3 & M4 Chapter 4 - Architecture
Embedded Systems Programming
CS 140 Lecture Notes: Virtual Memory
Programmable Interval Timer
Measuring Inches.
Design of a Diversified Router: Memory Usage
Paging Examples Assume a page size of 1K and a 15-bit logical address space. How many pages are in the system?
CS 140 Lecture Notes: Virtual Memory
The Main Memory system: DRAM organization
Paging Lecture November 2018.
Module IV Memory Organization.
Architectural Overview
EE 445S Real-Time Digital Signal Processing Lab Fall 2013
Direct Mapping.
CS 140 Lecture Notes: Virtual Memory
Address Space Layout Randomization (ASLR) Dirk Gordon
Design of a Diversified Router: Memory Usage
Lecture 33 Syed Mansoor Sarwar
Representing Block & Record Addresses
Lecture 23.
CS 140 Lecture Notes: Virtual Memory
Presentation transcript:

MIPM and MFW Update 8/6/2008

IPM P-Bar Transfer Spec

IPM P-Bar Shot Spec

4M x 4bytes available buffer space (0x3FFFFF) for 1-12 channels Flying Wires systems address mapping allows ADCs 1Mb (0x100000) channel buffer sizes are set based on maximum expected timing pattern lengths and the number of active channels Chan 0 Chan 1 Chan 2 Chan 3 Chan 4 Chan 5 Chan 11 ADC Data Buffer configuration examples Base Address set via 32bit programmable pointer :: All channels active (Main Injector Flying Wires) max chan buffer size is 0x byte words caveat: channel buffer size is programmed as 4 byte words, number of triggers is programmed to equal the buffer size Base Address + 0x90000 Chan 7 Chan 0 Only channels 1,7 active, all others masked off (TeV Flying Wires) chan buffer size is set to 0x byte words for longer timing patterns 6aug2008 das Generic ADC Buffer Sizing

MFW P-Bar to RR