Presentation is loading. Please wait.

Presentation is loading. Please wait.

ARM Cortex M3 & M4 Chapter 4 - Architecture

Similar presentations


Presentation on theme: "ARM Cortex M3 & M4 Chapter 4 - Architecture"— Presentation transcript:

1 ARM Cortex M3 & M4 Chapter 4 - Architecture
RTLAB Wi Daehan

2 INDEX Operation modes and states Registers Special registers
Floating point registers Behavior of the APSR (Application program status register) Memory system Exceptions & Interrupts SCB (System control block) Reset & Reset sequence

3 Operation modes and states

4 Registers R0 – R12 R13, stack pointer (SP) R14, link register (LR)
R15, program counter (PC)

5 Special registers Program status registers MASK registers
CONTROL register

6 Special registers Program status registers

7 Special registers Program status registers

8 Special registers MASK registers

9 Special registers CONTROL register

10 Floating point registers
Single precision operation Define floating point operation behaviors Provide status information about operation results

11 Behavior of the APSR APSR contains status flags
Integer operations (N-Z-C-V bits) Saturation arithmetic (Q bit) SIMD operations (GE bits)

12 Behavior of the APSR Integer status flags

13 Behavior of the APSR Q status flag

14 Behavior of the APSR GE bits

15 Memory system Memory system features 4GB linear address space
Architecturally defined memory map Support for little endian and big endian memory systems Write buffer Memory Protection Unit (Optional) Unaligned transfer support

16 Memory system Memory map

17 Exceptions & Interrupts
Various exception sources

18 Exceptions & Interrupts

19 Exceptions & Interrupts
Nested vectored interrupt controller (NVIC) Flexible exception and interrupt management Nested exception/interrupt support Vectored exception/interrupt entry Interrupt masking

20 Exceptions & Interrupts
Vector table

21 Exceptions & Interrupts
Fault handling

22 SCB (System control block)
Merged into the NVIC Controlling processor configurations (e.g., low power modes) Providing fault status information (fault status registers) Vector table relocation (VTOR)

23 Reset & Reset sequence Power on reset - reset everything in the microcontroller. System reset - reset just the processor and peripherals. Processor reset - reset the processor only.

24 Reset & Reset sequence

25 Reset & Reset sequence

26


Download ppt "ARM Cortex M3 & M4 Chapter 4 - Architecture"

Similar presentations


Ads by Google