Judul Mata Kuliah Judul Pokok Bahasan 1/total Memory Interface.

Slides:



Advertisements
Similar presentations
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
Advertisements

VHDL 8 Practical example
Chapter 5 Internal Memory
Computer Organization and Architecture
Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.
Programmable Logic PAL, PLA.
Memory Devices and Interfacing – (Chapter 9)
1 Homework Reading –Tokheim, Chapter 12-1 through 12-4 Machine Projects –MP4 due at start of next class Labs –Continue with your assigned section.
H. Huang Transparency No.5-1 The 68HC11 Microcontroller Chapter 5: Operation Modes and Memory Expansion The 68HC11 Microcontroller Han-Way Huang Minnesota.
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
Programmable Interval Timer
Judul Mata Kuliah Judul Pokok Bahasan 1/total Direct Memory Access (DMA) & Interfacing.
Memory Devices, Circuits, and Subsystem Design
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
Chapter 10. Memory, CPLDs, and FPGAs
Memory Interface Dr. Esam Al_Qaralleh CE Department
Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Memory Devices Wen-Hung Liao, Ph.D..
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
F1020/F1031 COMPUTER HARDWARE MEMORY. Read-only Memory (ROM) Basic instructions for booting the computer and loading the operating system are stored in.
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
University of Tehran 1 Microprocessor System Design Omid Fatemi Memory Interfacing
Khaled A. Al-Utaibi Memory Devices Khaled A. Al-Utaibi
Memory interface Memory is a device to store data
8088 I/F with basic IO, RAM and 8255
Microprocessor Address Decoding.
Chapter 10: Memory Interface – Part II. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. The Intel.
University of Tehran 1 Interface Design Memory Modules Omid Fatemi
Address Decoding Memory/IO.
1 Microprocessor-based systems Course 6 Memory design.
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Memory interface Memory is a device to store data
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
3-1-1 Chapter 3 Memory and Memory Interfacing Section 3.01 Semiconductor Memory Fundamentals In the design of all computers, semiconductor memories are.
Minimum System Requirements Clock Generator Memory Interfacing.
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
Chapter 11Chapter 12 Memory system designI/O system design Objectives: The importance of bus buffering How the 8088 addresses (accesses) memory - I/O ports.
Chapter 6: Internal Memory Computer Architecture Chapter 6 : Internal Memory Memory Processor Input/Output.
Memory Read only memory (ROM) – nonvolatile
Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2007.
8254 Timer.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
Memory Interface Every µP-based system has a memory system. All systems contain two types of memories.  Read-Only Memory (Volatile Memory)  Random Access.
Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.
Chapter 10: Memory Interface – Part I. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. The Intel.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
3/19/  Differentiate the class of memory  List the type of main memory  Explain memory architecture and operation  Draw memory map  Design.
Objectives : At the end of this lesson, students should be able to : i.Identify the types of memory chip and their functions. ii.Define the difference.
3.2.2 SRAM Memories – Design and interfacing to 16-bit memories
발표자 : 이재신 발표 일시 : Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.
MICROPROCESSOR BASED SYSTEM DESIGN BY PROF. DR. B. S. CHOWDHRY Lecture #
8255 Programmable Peripheral Interface
Chapter 10: Memory Interface
Homework Reading Tokheim, Chapter 12-1 through 12-4.
Memory Interfacing.
MEMORY DEVICES, CIRCUITS, AND SUBSYSTEM DESIGN
Memory Systems 7/21/2018.
Interfacing 64Kb EPROM with 8085
MICROPROCESSOR MEMORY ORGANIZATION
第四章 80386的存贮器和输入/输出接口 作业:P335 5,7,13,17,21,25,36,37,41,44,45,46,48,52,65 21:46.
UNIT-III Pin Diagram Of 8086
Presentation transcript:

Judul Mata Kuliah Judul Pokok Bahasan 1/total Memory Interface

Judul Mata Kuliah Judul Pokok Bahasan 2/total Outline Tipe Memori Memory Devices Address Decoding 8088 and (8-Bit) Memory Interface

Judul Mata Kuliah Judul Pokok Bahasan 3/total Allmost all systems contain two main types of memory –read-only memory (ROM) system software and permanent system data –Random access memory (RAM) or read/write memory temporary data and application software

Judul Mata Kuliah Judul Pokok Bahasan 4/total Memory Devices Types of Memory : –read-only memory (ROM) –flash memory (EEPROM) –static random access memory (SRAM) –dynamic random access memory (DRAM) All memory devices have : –address inputs and outputs, or just outputs –a pin for selection –one or more pins that control the operation of the memory

Judul Mata Kuliah Judul Pokok Bahasan 5/total Memory Devices Memory Pin Connections –Address Connections are used to select one of the memory location within the device. –Data Connections are used to enter information to be stored in a memory location and also to retrieve information read from a memory location. Manufacturers list their memory as, for example, 4K x 4, which means that the device has 4K memory locations (4096) and 4-bits are stored in each location.

Judul Mata Kuliah Judul Pokok Bahasan 6/total Memory Devices –Selection Connections Memory selection is accomplished via a chip selection pin (CS) on many RAMs or a chip enable pin (CE) on many EPROM or ROM memories. –Control Connections Memory function is selected by an output enable pin (OE), for reading data. For writing data, memory function is selected by the write enable pin (WE).

Judul Mata Kuliah Judul Pokok Bahasan 7/total Memory Devices ROM Memory ROM permanently stores programs and data that are resident to the system and must not change when power is disconnected. This type of memory is often called nonvolatile memory, for example : –EPROM (erasable programmable read-only memory) is programmed by an EPROM programmer and can be erased if exposed to ultraviolet light. –The flash memory (EEPROM) is programmed in the system by using a 12V programming pulse.

Judul Mata Kuliah Judul Pokok Bahasan 8/total Memory Devices Static RAM (SRAM) Devices –retains data for as long as the system power system is attached. –these memory types are available in sizes up to 128K x 8 –stores temporary data and is used when the size of the read/write memory is relatively small –Fig. 9-4 illustrates the 4016 SRAM, which is a 2Kx8 read/write memory

Judul Mata Kuliah Judul Pokok Bahasan 9/total Memory Devices Dynamic RAM (DRAM) Memory –the size is up to 16M x 1 –DRAM = SRAM, except that it retains data for only 2 or 4 ms on an integrated capasitor (see Fig. 9-7) –Another disanvantage of DRAM memory is that it requires so many address pins that the manufacturers have multiplexed the address inputs –as with SRAM, the R/W pin writes data to the DRAM when a logic = 0, but there is no pin labeled G or enable. There also is no S (select) input to the DRAM

Judul Mata Kuliah Judul Pokok Bahasan 10/total Address Decoding To attach a memory device to the microprocessor to decode the address from the microprocessor to make the memory function at a unique section or partition of the memory map. Why Decode Memory? –To corrects the mismatch between microprocessor and memory component (because of a difference in the number of address connections surfaces)

Judul Mata Kuliah Judul Pokok Bahasan 11/total 8088 and (8-Bit) Memory Interface Basic 8088/80188 (8-bit) Memory Interface –Both has an 8-bit data bus –ideal as a simple controller –the memory system must decode the address to select a memory component –it must use the RD, WR and IO/M control signals provided by the 8088/80188 to control the memory system

Judul Mata Kuliah Judul Pokok Bahasan 12/total 8088 and (8-Bit) Memory Interface is used the maximum mode system : –IO/M is combined with RD to generate an MRDC signal –IO/M is combined with WR to generate an MWTC signal –these maximum mode control signals are developed inside the 8288 bus controller The minimum mode, the memory sees the 8088 or the as a device with 20 address connections (A19 - A0), 8 data bus connections (AD7 - AD0) and control signals IO/M, RD, and WR

Judul Mata Kuliah Judul Pokok Bahasan 13/total 8088 and (8-Bit) Memory Interface Interfacing EPROM to the 8088 –Fig illustrates an 8088 microprocessor connected to eight 2732 EPROMs, 4K x 8 memory devices –The 2732 has one more address input (A11) than the 2716 and twice the memory –The decoder (74LS138) must add a NAND gate to generate a signal to enable the decoder and a signal for the wait state generator

Judul Mata Kuliah Judul Pokok Bahasan 14/total 8088 and (8-Bit) Memory Interface –The 8088 will allow 660 ns for the EPROM to access data. The 660 ns is ample time for a 450 ns memory component to access data, even with the delays introduced by the decoder and any buffers added to the data bus Interfacing RAM to the 8088 –RAM is a little easier to interface than EPROM (it doesn’t require wait states) –it contains vectors for interrupts

Judul Mata Kuliah Judul Pokok Bahasan 15/total 8088 and (8-Bit) Memory Interface –Fig. 9-20, K x 8 static RAMs are interfaced to the 8088, beginning at memory location 0000H –the circuit board uses two decoders to select the sixteen different RAM memory components and a third to select the other decoders for the appropriate memory sections –the first decoder (U4) in this circuit selects the other two decoders

Judul Mata Kuliah Judul Pokok Bahasan 16/total 8088 and (8-Bit) Memory Interface Interfacing Flash Memory –for storing setup information on video cards –for storing the system BIOS in the PC –the only difference between a flash memory device and SRAM is that the flash memory device requires a 12V programming voltage to erase and write new data –Fig illustrates a 28F400 Intel Flash Memory interfaced to the 8088 microprocessor

Judul Mata Kuliah Judul Pokok Bahasan 17/total 8088 and (8-Bit) Memory Interface Parity for Memory Error Detection –Parity checking counts the number of 1’s in data and indicates whether there is an even or odd number –if all data are stored with even parity (with an even number of 1-bits), a 1-bit error can be detected –Fig illustrates the 74AS280 parity generator/detector integrated circuit

Judul Mata Kuliah Judul Pokok Bahasan 18/total 8088 and (8-Bit) Memory Interface –Fig illustrates a 64K memory system that containts a parity error detection circuit Error Correction –one such circuit is the 74LS636, an 8-bit error correction and detection circuit that corrects any single-bit memory read error and flags any 2-bit error –it corrects errors by storing five parity bits with each byte of memory data

Judul Mata Kuliah Judul Pokok Bahasan 19/total 8088 and (8-Bit) Memory Interface –Fig depicts the pin-oit of 74LS636 –when a single error is detected, the 74LS636 goes through an error correction cycle: it places a 01 on S0 and S1 by causing a wait and then a read following error correction –Fig illustrates an error detection and correction circuit using the 74LS636

Judul Mata Kuliah Judul Pokok Bahasan 20/total Referensi 16-bit Micro-processors Architecture,Software and Interface Techniques, Walter A.Triebel, Avtar Singh The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium, and Pentium Pro Processor Architecture, Programming, and Interfacing. Barry B. Brey